
EFFECTS TECHNOLOGY INC SANTA BARBARA CA F/6 I FIBER OPTIC CODEC LIMK (FOCOL): VOLUME 2 - MANUAL.(U) JAN 81 W MAUMANN, E LILES, R D HOSE ETI-CR81-865 DNA-5747F-2 ML AD-A109 481 F/6 17/2 UNCLASSIFIED Ja 2 0 111



# ADA109481



# FIBER OPTIC CODEC LINK (FOCOL)

Volume 2-Manual

Walter Naumann
Elizabeth Liles
R. Douglas Hogg
Effects Technology, Incorporated
5383 Hollister Avenue
Santa Barbara, California 93111



26 January 1981

Final Report for Period 1 November 1978-26 January 1981

CONTRACT No. DNA 001-79-C-0021

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

THIS WORK SPONSORED BY THE DEFENSE NUCLEAR AGENCY UNDER RDT&E RMSS CODE B345079462 J11AAXAX01310 H2590D.

Prepared for

Director

**DEFENSE NUCLEAR AGENCY** 

Washington, D. C. 20305

82 01 08 026

OTIC FILE COP'

Destroy this report when it is no longer needed. Do not return to sender.

PLEASE NOTIFY THE DEFENSE NUCLEAR AGENCY, ATTN: STTI, WASHINGTON, D.C. 20305, IF YOUR ADDRESS IS INCORRECT, IF YOU WISH TO BE DELETED FROM THE DISTRIBUTION LIST, OR IF THE ADDRESSEE IS NO LONGER EMPLOYED BY YOUR ORGANIZATION.

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entervil)


REPORT DOCUMENTATION	PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOS NUMBER
DNA 5747F-2	Nr K -0 1	9485
4. TITLE (and Subsette)		S. TYPE OF REPORT & PERIOD COVERED
HIDER OPERS CORES TIME (FORCE)		Final Report for Period
FIBER OPTIC CODEC LINK (FOCOL) Volume 2—Manual	_	1 Nov 78—26 Jan 81
volume 2—manual	(H) - T-T	6. PERFORMING ORG. REPORT NUMBER CR81-865
7. AUTHOR(e)		B. CONTRACT OR GRANT NUMBER(s)
Walter Naumann	· / / / /	
Elizabeth Liles		DNA 001-79-C-0021
R. Douglas Hogg	7	
9. PERFORMING ORGANIZATION NAME AND ADDRESS		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Effects Technology, Incorporated 5383 Hollister Avenue	10-140	
Santa Barbara, California 93111		Subtask J11AAXAX013-10
11. CONTROLLING OFFICE NAME AND ADDRESS	<del>_</del> <del>_</del>	12. REPORT DATE
Director		26 January 1981
Defense Nuclear Agency Washington, D.C. 20305		13. NUMBER OF PAGES
14. MONITORING AGENCY NAME & ADDRESS(Il disteren	t from Controlling Office)	15. SECURITY CLASS, (of this report)
	,	
		UNCLASSIFIED
		154. DECLASSIFICATION DOWNGRADING
Approved for public release; distribution of the abstract entered		
This work sponsored by the Defense B345079462 J11AAXAX01310 H2590D.	Nuclear Agency u	nder RDT&E RMSS Code
19. KEY WORDS (Continue on reverse side if necessary and		
<b>1</b>	tal Electronics	ĺ
1	d Test	
	rground Test Explosive Test	
	ear Weapon Effect	s Test
20. ABSNACT (Continue on reverse side if necessary and	•	
The fiber optic codec link was	designed to meet	the majority of data
transmission requirements for both		
Tests and High Explosive Tests at		
transmission methods including oth		
capable of transmitting a maximum		
optic cable up to two kilometers i		
data is switch selectable as 5kHz,		
available at higher bandwidths as	tower pandwith ch	nannels are paralleled

SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)

to achieve higher bandwidth channels. Greater dynamic range is provided by the use of companding analog to digital converters which feature higher resolution for small signals.

Volume 1 of the final report includes the technical discussion of the link program.

Volume 2 of the final report is the manual for the link which provides a detailed description of the link and operating instructions.



UNCLASSIFIED

----

# TABLE OF CONTENTS

1.0	SYST	EM DESCRIPTION
	1.1	Introduction
	1.2	System Components
		1.2.1 Coder
		1.2.2 Multiplexer
		1.2.3 Fiber Optic Transmitter
		1.2.4 Fiber Optic Receiver
		1.2.5 Demultiplexer
		1.2.6 Decoder
	1.3	Channel Nomenclature
	1.4	Data Format
	1.5	Input/Output Filtering
		1.5.1 Input Filtering
		1.5.2 Output Filtering
2.0	SYST	TEM SPECIFICATIONS
3.0	SYST	TEM OPERATION
	3.1	External Connections - Transmitter 18
		3.1.1 Analog
		3.1.2 Digital
		3.1.3 Fiber Optic
	3.2	Receiver
		3.2.1 Analog
		3.2.2 Digital
		3.2.3 Fiber Optic
	3.3	Front Panel Description
		3.3.1 Transmitter
		3.3.2 Receiver
	3.4	Bandwidth Selection
	3 5	Fiber Ontic Receiver Selection 27

# TABLE OF CONTENTS (Continued)

	3.6 Offset Adjustment
	3.6.1 Input Offset
	3.6.2 Output Offset
	3.7 Gain Adjustment
	3.8 Input Signal Limiter Adjustment
	3.9 Receiver Timing Adjustment 30
4.0	COMPUTER INTERFACE OPTION
	4.1 Description
	4.2 External Status Connections
5.0	SYSTEM OPERATION CHECKLIST
6.0	DIAGRAMS AND SCHEMATICS
	6.1 Transmitter - Front View 39
	6.2 Transmitter - Back View
	6.3 Receiver - Front View 43
	6.4 Receiver - Back View
	6.5 Transmitter Chasis Card Locations - Front View 43
	6.6 Receiver Chassis Card Locations - Front View 4
	6.7 Channel/Bandwidth Assignment Worksheet 45
	6.8 Backplane Wire List - Transmitter 47
	6.9 Backplane Wire List - Receiver 58
	6.10 Layout of Coder, Decoder, and Demultiplexer Boards
	6.11 Schematics
	7.0 REFERENCES
	APPENDIX

SECTION 1.0
SYSTEM DESCRIPTION

#### 1.0 SYSTEM DESCRIPTION

#### 1.1 INTRODUCTION

The ETI fiber optic data link is designed to transmit up to 92 channels of digitized analog data over a single optical fiber up to lengths of 1 kilometer or more. A complete list of system specifications can be found in Section 2.0. The data link is housed in two separate chassis, labeled transmitter and receiver. The functions performed by the transmitter are:

- 1) Digitizing of analog data
- 2) Multiplexing of data into a 12 Mbps Biphase-L bit stream
- Modulating an LED or laser light source with the digital bit stream
- 4) Transmitting the light over a fiber optic cable.

The receiver performs the following tasks:

- Detecting the modulated light beam and retrieving the
   Mbps bit stream
- Demultiplexing the bit stream into the original data channels
- 3) Converting the digital signals back to analog data.

Outputs are provided on the receiver which allow access to the digitized data. The data are provided on four output lines, each having a 3 Mbps NRZ-L serial bit stream. A 3 MHZ clock signal is simultane-

ously provided for external coding.

An optional computer interface card is described in Section 4.0.

## 1.2 SYSTEM COMPONENTS

In addition to power supply and line driver support circuits, the data link is composed of six basic components:

- 1) Coder
- 2) Multiplexer
- 3) Fiber Optic Transmitter
- 4) Fiber Optic Receiver
- 5) Demultiplexer
- 6) Decoder

Each of these components will be described below.

1.2.1 Coder. There are 24 coder boards which are sectioned into four groups in the transmitter chassis. These boards are interchangeable and are positioned in the 24 chassis slots labeled 1A through 4F. Each board houses the circuitry for the analog conversion of four channels. The input circuitry includes a voltage limiter for protection and a passive filter for removing aliasing signals. Refer to Section 1.5 for a discussion on input filtering. The analog to digital conversion is performed by a coder microcircuit (DF331) which has a companding transfer function that results in a 12 bit resolution at small signals with an eight bit word. The conversion process generates a 3 Mbps eight-bit serial data word which includes a sign bit. All digital data are gated onto one of four data lines by appropriate sync timing pulses. The maximum sampling rate for the codec chips is 16 KHz. This would limit the maximum system bandwidth to about 5 KHz, but higher bandwidths (up to 20 KHz) are achieved by paralleling codec chips. This

results in a reduction of total available channels. Refer to Section 3.4 for a detailed explanation of system bandwidth.

- 1.2.2 <u>Multiplexer</u>. There is one multiplexer board which accepts the four 3 Mbps serial bit streams from the 24 coder boards and further aultiplexes them into one 12 Mbps serial bit stream. The bit stream (NRZ-L format) is then combined with a 12 MHz clock to produce a Manchester (Bi-phase L) encoded signal. The system clock is located on this board and generates all sync pulses which are used for that part of the multiplexing which is handled on the coder boards. Frame sync is accomplished by a period of omission of the 12 MHz clock in the Manchester encoded signal.
- 1.2.3 Fiber optic transmitter. The transmission of the encoded data is accomplished by modulating the current through a Spectronics light emitting diode (LED), using a Fibercom fiber optic emitter driver. Optionally two fiber optic transmitters can be located in the transmitter chassis which are operated in parallel; that is, both can transmit simultaneously. However, since the two receivers cannot be operated at the same time, the second transmitter and receiver are used as a backup. Refer to the data sheets in Section 6.0 for more detailed information on the transmitters. Other fiber optic transmitters can be installed depending upon laser requirements.
- 1.2.4 Fiber optic receiver. The fiber optic receiver consists of a silicon PIN photodiode, amplifier, and buffer output. The current output of the photodiode is converted into a voltage and amplified. The amplified voltage is then buffered to produce the 12 Mbps bit stream at TTL signal levels. Opitonally two fiber optic receivers can be located in the receiver chassis. However, they cannot be operated simultaneously and can be switch selectable. Pefer to Section 6.0 for more details on the fiber optic receivers. Different fiber optic receivers can be in: talled for varied requirements.

- 1.2.5 <u>Demultiplexer</u>. The demultiplexer board is located in the receiver chassis and performs the function of decoding the Manchester encoded signal into NRZ-L formatted data and the 12 MHz clock. The clock is then used to demultiplex the 12 Mbps signal into four 3 Mbps data lines which are fed to appropriate decoder boards. In addition these four lines are brought out to the receiver back panel for external access. The absence of the 12 MHz clock during each frame is detected to provide a frame sync pulse which is used along with the clock to generate individual sync pulses used by the decoder boards.
- 1.2.6 <u>Decoder</u>. There are 24 decoder boards located in the receiver chassis and, like the coder boards, are sectioned into four groups. These boards are interchangeable and are positioned in the 24 chassis slots labeled 1A through 4F. Each group receives one of the 3 Mbps signal lines generated by the demultiplexer board. Each of the boards contains circuitry for four individual channels. The conversion from digital to analog data for each channel is performed by a codec chip (DF334) and occurs during the time determined by the sync pulse for that channel. The analog output is buffered through an operational amplifer. The minimum conversion time which must be allowed for the codec chips is 15 µsec which limits the maximum bandwidth of the system to 20 KHz (64 KHz sampling rate). Refer to Section 3.4 for more information on system bandwidth.

#### 1.3 CHANNEL NOMENCLATURE

The analog channels are divided into four groups and numbered one through four. Since there are a maximum of 92 channels available, there are a maximum of 23 channels per group. Each group has six coder and decoder boards devoted to it and are labeled A through F in each group. Each circuit board contains four codec chips (DF331's for the coder boards and DF334's for the decoder boards). The codec chips on each board are labeled U1 through U4. Each channel is represented by the

three symbol code:

#### GROUP-BOARD-CHIP.

For example, channel 2B4 corresponds to group 2, board B and chip U4. The analog input and output BNC connectors on the back panels of the transmitter and receiver are labeled with this representation.

#### 1.4 DATA FORMAT

For purposes of multiplexing the data, the frame time, which is fixed at 62.5 µsec, is subdivided into 24 equal time slots. This corresponds to the time between consecutive data samples of one 5 KHz channel\*. Twenty-three of the time slots are used for converting analog to digital data and vice versa, while the 24th is reserved for signaling the end of the frame. To accomplish the A/D conversion of all 92 channels, four channels are converted simultaneously, one from each group. For example, channels 1C1, 2C1, 3C1 and 4C1 are converted simultaneously. That is, channels whose code representation differs by only the group number are converted during the same time slot. Each conversion results in a 3 Mbps eight-bit serial data word with the format shown in Figure 1. Bit one appears first in the code.

It should be noted that the Siliconix code chips include a zero code suppression in the A/D conversion to prevent transmission of an all zeros digital output code. A detailed discussion of the digital codes is given in Reference 5.a. Due to the companding nature of the codec chips, the step size of the A/D and D/A conversion depends on the analog voltage. Table 1 shows the corresponding step size versus analog voltage for both the coder (DF331) and the decoder (DF334).

The frame time and sampling time are synonomous for 5 KHz operation. However, for higher bandwidths where a channel is sampled more than once during the frame, these tiems are different.

BIT 1				BIT 8	1
SIGN BIT	MSB			LSB	

Figure 1. A/D Output Format

All the A/D output lines for a particular group are gated onto a common bus line during their respective time slots. The format for these four data lines is shown in Figure 2.

The four group data lines are further multiplexed onto one common line by means of a shift register. One bit of the eight-bit data word from each of the four group data lines is sumultaneously loaded into the shift register. These four bits are then clocked out serially at 12 MHz, which is four times the rate at which the bits are loaded into the register. They are clocked out in the order of group one through four. Figure 2 demonstrates this multiplexing scheme for one data frame.

#### 1.5 INPUT/OUTPUT FILTERING

1.5.1 <u>Input filtering</u>. Each coder board is equipped with input passive filters to attenuate unwanted aliasing signals. There is a separate filter for each of the three bandwidth ranges. Selection of the appropriate filter is provided by the bandwidth selection switch discussed in Section 3.4. The frequency response (or gain accuracy versus frequency) of the system is strongly affected by these filters. Refer to Section 2.0 on System Specifications for this unit. More sophisticated filters can be used to achieve an arbitrarily flat response up to one half the sampling frequency. A discussion on input filtering by Siliconix is provided in Reference 5.d.

It should be noted that the input filters can be removed and re-

STEP	23, 53mV		7-63-6	23. 53ªV	23. 53mV	23. 53mV	23. S3mV	23. 53mV	23. 53mV	47. Ø6mV	47. Ø6mV	47. Ø5mV	17. Ø6mV	17. 86mV	17. Ø6mV	47. B6mV	7. SIGMV	17. Ø6mV	17. B6mV	7. B6mV	17. 88mV	7. Ø6mV	7. B6.V	17. B6mV	47. Ø6mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	. 13mV	1. 13mV	13mV	1. 13mV	1. 13mV	J. 880V
'n			'n						_	_			•	•	4	¥ _	4	4	¥	¥ _	4	4	4	4	4.	ò	<u>6</u>	<b>6</b>	6	6	6	6	8	6	6	8	94.	94.	6	6	ð	_
СООЕК	529, 11mV	332.04mV 576 17 <sub>m</sub> V	500 71-7	523, 24mV	646.77mV	678. 38mV	693, 84mV	717. 37mV	748. 90mV	787.96mV	835. Ø3mV	882. Ø9mV	929. 16mV	976. 22mV	1.02 \	1.07 \	1. 12 \	1.16 \	1.21	1.26 V	1.31 V	1.35 v	1. 48 V	1.45 V	1.49 V	1.59 V	1.69 V	1.78 V	1.87 V	1.98 V	2.86 V	2.15 V	2.25 V	2.34 V	2.44 V	2.53 V	2.62 V	2.72 V	2.81 V	2.91 V	3.88 V	8. 68~V
SIEP	23. 53mV	23. 53mV	22 52 7	23. 53.mV	23, 53 <sub>m</sub> V	23. 53mV	23. 53 <sub>m</sub> V	23, 53mV	23, 53 <sub>m</sub> V	35, 30mV	47. Ø6mV	47.86mV	47. B6mV	47. B5mV	47. 86mV	47. B6mV	47.86mV	47. B6mV	47. B6V	47. Ø5mV	47. B6mV	47. Ø6mV	47. Ø5mV	47. B6mV	47. Ø6mV	78. 68mV	94. 13mV	94. 13mV	94, 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94.13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	94. 13mV	8. 8AUV
DECODER	517.34mV	546.88mV	207 - VI	511. 47mV	635. Ø@~V	658. 54mV	682. 87mV	785. 68mV	729. 13mV	764. 43mV	811.5gmV	858. 56mV	905. 63mV	952. 69mV	999. 75mV	1.05 V	1.89 V	1.14 V	1. 19 V	1.24 V	1.28 V	1. 33 V	1.38 V	1. 42 V	1. 47 V	1.54 V	1.64 V	1.73 V	1.82 V	1.92 V	2.01 V	2.11 V	2.28 V	2. 29 V	2.39 V	2.48 V	2, 58 V	2. 67 V	2.76 V	2.86 V	2, 95 V	B. 80.V
旲	67			2 5					96	Ì						103	184	105	188	107	108	189	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129
STEP	2.94mV	Z. 94mV	7. UT	V. 34 P. C	5. 88mV	S. 88 <sub>m</sub> V	5. 88 <sub>m</sub> V	5. 88 <sub>m</sub> V	5. 88 <sub>m</sub> V	5. 88mV	5. 88 <sub>m</sub> V	5. 88 <sub>m</sub> V	5. 88mV	5. 88mV	5. 88mV	5. 88mV	5. 88mV	S. 88mV	S. 88mV	5. 88 <sub>m</sub> V	11.77mV	11.77mV	11.77mV	11.77mV	11. 77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	23. 53 <sub>m</sub> V	23, 53 <sub>m</sub> V	23. 53 <sub>m</sub> V	23, 53mV	23. 53mV	23. 53mV
CODER		73. 17mV	70. LINY	A2 00 V	87. 88mV	93. 76mV	99.64mV	105.53mV	111. 41mV	117.29mV	123. 18mV	129. B6mV	134. 94mV	140. B3mV	146.71mV	152, 59mV	158. 48mV	164, 36mV	176.24mV	176.12mV	187. 89mV	199. 66 <sub>m</sub> V	211. 42mV	223, 19mV	234, 96mV	246.72mV	258. 49mV	270.25mV	282. B2mV	293. 79mV	305.55mV	317. 32mV	329, 08mV	348.85mV	352. 62 <sub>m</sub> V	364. 38mV	387. 92mV	411.45mV	434. 98mV	458. 51mV	482. 84mV	SØ5. 50ªV
STEP	2.94mV	7. 194 A	A	7. 24 E V	4. 41mV	5. 88mV	5. 88 <sub>m</sub> V	5. 88 <sub>m</sub> V	5. 88 <sub>m</sub> V	5. 88 <sub>m</sub> V		5. 88mV	5. 88mV		S. 88mV	S. 88mV	5. 88mV	5. 88 <sub>m</sub> V	5. 88 <sub>m</sub> V	5. 88 <sub>m</sub> V	B. B2mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	11.77mV	77mV		77mV	65mV	23. 53mV	23. 53 <sub>m</sub> V	23. 53mV		23. 53mV
DECODER	68. 76mV	71.78mV	74. 04E	V-52 MM		90. B2mV		102. 59mV	108. 47mV	114. 35mV	12B. 24mV	126. 12mV	132. 00mV	137.88mV	143, 77mV	149, 65mV	155, 53mV	161. 42mV	167. 38mV	173, 18mV	182.01mV	193. 77mV	205. 54mV	217.31mV	229. N7mV	240.84mV	252. 60mV	264. 37mV	276. 14mV	287. 98mV	299. 67mV	311.44mV	323, 20mV	334, 97mV	346. 73mV	358. 58mV	376. 15mV	399, 68 <sub>m</sub> V	423. 21 mV	446.75mV	478. 28mV	493. 81mV
Ŗ	7	<b>1</b>	9 :	<b>4</b> 9	49	S	23	25	23	25	22	28	27	28	23	99	19	29	63	9	65	99	67	68	69	70	7	72	73	7	75	76	11	78	79	88	81	85	<b>6</b> 3	84	82	98
SIEP		735, 38uV	733, 380V	735, 3807	735, 38 <sub>0</sub> V	735, 38 <sub>U</sub> V	735, 38 <sub>U</sub> V	735. 38 <sub>U</sub> V	735. 38uV	735, 38 <sub>U</sub> V	735. 38 <sub>U</sub> V	735, 38 <sub>u</sub> V	735, 38 <sub>U</sub> V	735. 38 <sub>U</sub> V	735, 38 <sub>U</sub> V	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	2.94mV	2.94mV	2.94mV	2.94mV	2.94mV	2.94mV	2.94mV	2.94mV	2.94mV	2.94mV	2.94mV
CODER	29℃		) E 1	2. 57. E	0.4 m		52mV	25mV		7.72mV	8. 46mV	9. 19mV	9. 93 <sub>m</sub> V	10.65mV	11. 40mV	12. 87mV	14. 34mV	15. 81mV	17. 28mV	18. 75mV	28. 22mV	21.69mV	23, 16mV	24.64mV	26. 11mV	27. 58mV	29. Ø5mV	30.52mV	31.99mV	33, 46mV	34. 93mV	37.87mV	40.81mV	43. 76mV	46. 78mV	49. 64mV	52, 58 <sub>m</sub> V	55. 52mV	58. 46mV			67. 29mV
STEP			735, 38cV	735, 38 <sub>0</sub> V		735, 38 <sub>u</sub> V	735, 380V		735.38~V	735.38 <sub>U</sub> V	735, 38 <sub>U</sub> V	735. 38 <sub>u</sub> V	735. 38 <sub>U</sub> V	735. 3BuV	735. 38 <sub>U</sub> V	1. 18mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV		1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	1. 47mV	2.21.1	2. 94mV			2. 94mV	2.94mV	2. 94mV	2.94mV	2.94mV	6	2. 94mV
DECODER	8. 88.vV	735. 38~V	4 / m /	212	V#F8 -5		5. 15mV	5. 88mV	6. 62mV	7. 35mV	8. 89mV	8.82mV	9. 56mV	18. 38mV	11. B3mV	12.13mV	13. 6MmV	15. 88mV	16.55mV	18.82mV	19. 49mV	20.96mV	22. 43mV	23. 9AmV	25. 37mV	26.84mV	28. 31 mV	29. 78mV	31.25mV	32.72mV	34. 28mV	36. 40mV	39. 34mV	42.28mV	45. 23mV	48. 17mV	51. 11mV	54. 85mV	56. 99 <sub>m</sub> V		62. 88 <sub>m</sub> V	65. B2mV
Q N		~ (	T)	<b>4</b> 1	n (c	, ,	. @	01	9	11	12	13	7	15	16	17	18	61	28	21	25	23	74	25	<b>5</b> 0	27	<b>5</b> 8	53	38	31	35	33	34	32	36	37	æ	38	9	7	42	<b>E</b>

2A1 2B1 2C1 2D1 2E1 2F1 2A2 2B2 2C2 2D2 2E2 2F2 2A3 2B3 2C3 2D3 2E3 2F3 2A4 2B4 2C4 2D4 2E4 M E 1A1 1B1 1C1 1D1 1E1 1F1 1A2 1B2 1C2 1D2 1E2 1F2 1A3 1B3 1C3 1D3 1E3 1F3 1A4 1B4 1C4 1D4 1E4 F 4A1 4B1 4C1 4D1 4E1 4F1 4A2 4B2 4C2 4D2 4E2 4F2 4A3 4B3 4C3 4D3 4E3 4F3 4A4 4B4 4C4 4D4 4E4 3A1 3B1 3C1 3D1 3E1 3F1 3A2 3B2 3C2 3D2 3E2 3F2 3A3 3B3 3C3 3D3 3E3 3F3 3A4 3B4 3C4 3D4 1A1 2A1 3A1 4A1 1A1 2A1 ANALOG INPUT CHANNELS GROUP 2 GROUP 1 GROUP 3 GROUP 4 DATA BUS

S > 3E4

Formats for 3 Mbps Group Data "uses and the 12 Mbps Bit Stream Figure 2.

placed by jumpers. This will eliminate pulse overshoot and provide a flatter frequency response, but only at the expense of removing the aliasing protection.

1.5.2 Output filtering. The analog output is filtered through a passive RC network. The response of the system at frequencies near half the sampling frequency can be improved by including a sinX/X output filter. This type of filter can be implemented as either hardware or software additions. Refer to the discussion on signal filtering by Siliconix in Reference 5.d.

SECTION 2.0
SYSTEM SPECIFICATIONS

#### 2.0 SYSTEM SPECIFICATIONS

#### **GENERAL**

Number of Channels 92 to 20

Sampling Rate 16 KHz to 64 KHz

Tradeoff of Channels 4 channels at a time can be switched versus Sampling Rate together to give 2 channels at

32 KHz or 1 channel at 64 KHz

Bandwidth D.C. to 0.3 times the sampling rate

for 6 dB attenuation

Resolution 8 bit companding analog to digital

(0.025% resolution near zero)

Data Transmission Rate 12.28 Mbps decodable to 4 each

3.07 Mbps

Fiber Type Graded index

Electrical to Optical Light emitting diode (LED)

Transducer

Optical to Electrical PIN diode

Transducer

Coding Manchester (Biphase-L): 12.28 Mbps

NRZ-L: 3.07 Mpbs

#### ELECTRICAL

Power 105 to 125 VAC, 60 Hz,

1.1 amp transmitter
1.0 amp receiver

Digital Levels TTL

Connectors BNC

Input Impedance, Analog 10K ohms

Input Impedance, Digital 50 ohms
Output Impedance, Analog 300 ohms

Output Impedance, Digital 50 ohms

Sampling Rate - f 16 KHz, 32 KHz or 64 KHz

# ELECTRICAL (Continued)

* Frequency Response	
(D.C. to 0.3 f <sub>o</sub> )	+0, -6db Compensation can be
(D.C. to 0.1 f <sub>o</sub> )	+0, -6db +0, -10% Compensation can be employed to improve these specifications.
(D.C. to 0.03 f <sub>o</sub> )	+0, -2% ) these specifications.
Resolution	8 bit digital, $\mu$ 255 law companding $^{(1)}$
Small Signals	$\pm 0.025\%$ of full scale or $\pm 0.74$ mVolt
Large Signals	$\pm 1.6\%$ of full scale or $\pm 47$ mVolt
Signals from 1% of Full Scale, to Full Scale	< <u>+</u> 5% of signal
*Noise (D.C. to 0.3 f)	(Quantizing Noise) + (<0.5 mV RMS)
*Noise (D.C. to 1MHz)	(Quantizing Noise) + ( $<5$ mV RMS)
Linearity	Less than +1 quantizing step size
Zero Accuracy	0 <u>+</u> 5 mV
Voltage Gain	$1 \pm 1\%$ plus quantizing noise
Maximum Signal Voltage	+2.8 -3.0 volts
Input Signal Limiter	<u>+</u> 6 volts
* Pulse Response	Ringing <+10% at $\sim$ 0.3 f Damping time constant <100 µsec
Overload Recovery	To $1\%$ of full scale within $10~\mu sec$ after a $100~volt,~10~\mu sec~overload$
*Antialiasing Filter	>18 db attenuation at $f_0/2$

<sup>\*</sup>These specifications can be improved or modified with different input and/or output filters.

<sup>(1)</sup> Siliconix Telecommunication Data Book, November 1979, Section 6.0, Reference 5.a.

#### OPTICAL

Connectors

Amphenol 906

Fiber Type Recommended

Siecor 122

63 µm core diameter
0.21 numerical aperture
6 db/km attenuation

Gain Margin; Typical

(Depends on the

15 db (compared to a 10m link)

transmitter and receiver installed and on other factors)

- 19 inch rack width
- 11.25 inch height
- 23 inch depth overall, Transmitter
- 18.5 inch depth overall, Receiver
- 21.5 inch depth behind rack mount. Transmitter
- 17 inch depth behind rack mount, Receiver
- 60 pounds weight, Transmitter
- 55 pounds weight, Receiver

#### ENVIRONMENTAL

Transmitter, 0 to 55°C

Receiver, 15 to 30°C

SECTION 3.0
SYSTEM OPERATION

## 3.0 SYSTEM OPERATION

#### 3.1 EXTERNAL CONNECTIONS - TRANSMITTER

All external connections to the transmitter chassis are located on the back panel. Refer to Section 7.2 for a view of the transmitter back panel.

- 3.1.1 Analog. There are 92 BNC connectors available for analog input data. The analog channels are labeled with three symbols: number-letter-number. A detailed explanation of channel labeling can be found in Section 1.3. The input signal levels are +3 volts.
- 3.1.2 Digital. There are two BNC connectors which involve digital data:
  - MUX OUT This TTL level output signal is the 12 Mbps time division multiplexed data containing all 92 channels of data. This signal is buffered through a 50-ohm coaxial cable driver. Any external connection to this output must provide a 50-ohm terminator. In normal operation this output is jumpered to the F/O XMIT IN connector.
  - F/O XMIT IN This signal line accepts TTL level input signals which are simultaneously fed to both fiber optic transmitters. The input is terminated with 50 ohms. In normal operation this connector is jumpered to the MUX OUT connector.
- 3.1.3 <u>Fiber optic</u>. There are one or optionally two fiber optic output connectors. The connectors are Amphenol Model 906. One end of the fiber optic cable is connected to one of these outputs. See System specifications for recommended fiber optic cable.

CAUTION: INTERNAL DAMAGE MAY RESULT IF THE FOLLOWING INSTRUCTIONS ARE NOT FOLLOWED:

Red Connector: NO FERRULE

Green Connector: FERRULE REQUIRED.

A ferrule, furnished with the amphenol 906 connector, is required by certain connectors for proper alignment of the optical fiber; however, the presence of a ferrule where it is <u>not</u> needed may cause severe damage to the optical components behind the connector.

#### 3.2 RECEIVER

All external connections to the receiver chassis are located on the back panel. Refer to Section 7.4 for a view of the receiver back panel.

- 3.2.1 Analog. There are 92 BNC connectors available for analog output data. The analog output channels are labeled with three symbols: number-letter-number. A detailed explanation of channel labeling can be found in Section 1.3. The output signal levels are +3 volts.
- 3.2.2 <u>Digital</u>. There are a total of seven digital connections on the receiver. These signals are listed below:
  - 1. F/O RECEIVE OUT This signal is the TTL level output of the fiber optic receiver and has been buffered through a 50-ohm coaxial cable driver. Any external connection to this output must provide a 50-ohm terminator. It is the 12 Mbps multiplexed signal which contains data from all the operational channels. In normal operation, this output is jumpered to the MUX IN input. The data format is Biphase-L.

- 2. MUX IN This input accepts the TTL level 12 Mbps multiplexed data. This input is terminated with 50 ohms. In normal operation this input is jumpered to the F/O RECEIVE OUT connector.
- 3. GROUP 1 OUT This output provides the 3 Mbps group multiplexed data for all group 1 channels. This TTL level signal is buffered through a 50-ohm coaxial cable driver. Any external connection to this output must provide a 50-ohm terminator. The data format is NRZ-L.
- 4. GROUP 2 OUT This output provides the 3 Mbps group multiplexed data for all group 2 channels. This TTL level signal is buffered through a 50-ohm coaxial cable driver. Any external connection to this output must provide a 50-ohm terminator. The data format is NRZ-L.
- 5. GROUP 3 OUT This output provides the 3 Mbps group multiplexed data for all group 3 channels. This TTL level signal is buffered through a 50-ohm coaxial cable driver. Any external connection to this output must provide a 50-ohm terminator. The data format is NRZ-L.
- 6. GROUP 4 OUT This output provides the 3 Mbps group mulitplexed data for all group 4 channels. This TTL level signal is buffered through a 50-ohm coaxial cable driver. Any external connection to this output must provide a 50-ohm terminator. The data format is NRZ-L.
- 7. CLOCK OUT This TTL level output supplies a 3 Mbps clock signal which has been buffered through a 50-ohm coaxial cable driver. Any external connection to this

output must provide a 50-ohm terminator. This signal can be used in digitally recording the group data out signals when optional interface circuits are available.

3.2.3 <u>Fiber optic</u>. There are one or optionally two fiber optic receivers with one connector for each of the receivers. These connectors are Amphenol Model 906. Unlike the fiber optic transmitters, the fiber optic receivers are not operated in parallel. They are switch selectable by switch S1 located on the line driver board in the receiver chassis.

CAUTION: INTERNAL DAMAGE MAY RESULT IF THE FOLLOWING INSTRUCTIONS ARE NOT FOLLOWED:

Red Connector: NO FERRULE

Green Connector: FERRULE REQUIRED.

A ferrule is required by certain connectors for proper alignment of the optical fiber; however, the presence of a ferrule where it is not needed may cause severe damage to the optical components behind the connector.

#### 3.3 FRONT PANEL DESCRIPTION

3.3.1 <u>Transmitter</u>. There are seven indicators and one switch located on the front panel of the transmitter and are described below. Refer to Section 7.1 for a view of the transmitter front panel.

#### 1. Power ON/NOT ON Switch

This switch is located on the bottom right-hand side of the front panel and is green in color. This switch turns on the AC power and will light up when AC power is ON.

#### 2. Bit Stream

This indicator will be on when the 12 Mbps bit stream is present. If it is not, a problem on the multiplexer board would be suspected.

#### OVP OFF

This indicator will be on when the over voltage protection circuitry is <u>disconected</u> from all internal power supplies. This is controlled by a switch located on the right-hand side, behind the lower front panel. The panel is lowered by unscrewing the thumb screws at the top of the panel. The switch is labeled OVP with ON and OFF positions clearly visible. In the ON position, the over voltage protection circuitry for each power supply is connected.

The OVP can be triggered by low radiation dose rates, thereby shutting off power. The OVP should be off when operating in radiation environments. The OVP should also be off whenever link operation is more important than protecting circuits from damage due to over voltage.

#### 4. +7.5V

This indicator is on when +7.5 volts are present.

# 5. -7.5V

This indicator is on when -7.5 volts are present.

#### 6. +3V

This indicator is on when +3 volts are present.

7.  $\underline{-3V}$ 

This indicator is on when -3 volts are present.

8. +5V

This indicator is on when +5 volts are present.

NOTE: Since the +3V supply is derived from the  $\pm7V$  supplies and the -3V supply is derived from the  $\pm3$  and  $\pm7V$  supplies, interactions occur.

3.3.2 Receiver. There are nine indicators and one switch located on the front panel of the receiver, and are described below. Refer to Section 7.3 for a view of the receiver front panel.

### 1. Power ON/NOT ON

This switch is located on the bottom right-hand side of the front panel and is green in color. This switch turns on the AC power and will light up when AC power is ON.

#### 2. Bit Stream

This indicator will be on when the 12 Mbps bit stream is present. If this light is off and the bit stream indicator on the transmitter is ON, a problem with the fiber optics would be suspected. Some fiber optic receivers put out an oscillatory signal when there is no input. When using these type receivers, the bit stream indicator will always be ON.

#### 3. OVP OFF

This indicator will be on when the over voltage protection circuitry is <u>disconnected</u> from all internal power supplies. This is controlled by a switch located on the right-hand side, behind the lower front panel. This panel is lowered by unscrewing the thumb screws at the top of the panel. The switch is labeled OVP with ON and OFF positions clearly visible. In the ON position, the over voltage protection circuitry for each power supply is connected. See discussion on when to use OVP in Section 3.3.1.

#### 4. +7.5V

This indicator is on when +7.5 volts are present.

NOTE: The voltage at the +7.5 volt power supply has been increased to approximately 9 volts in order to supply a necessary 8 volts to the codec circuits on the decoder boards.

## 5. -7.5V

This indicator is on when -7.5 volts are present.

NOTE: The voltage at the 7.5 volt power supply has been adjusted to approximately -9 volts in order to supply a necessary -8 volts to the codec circuits on the decoder boards.

#### 6. +3V

This indicator is on when 3 volts are present.

NOTE: The -3 volt power supply has been adjusted to approximately -3.2 volts so as to provide a system gain of one.

8. <u>+5V</u>

This indicator is on when +5 volts are present.

9. <u>+15V</u>

This indicator is on when +15 volts are present.

10. <u>-15V</u>

This indicator is on when -15 volts are present.

#### 3.4 Bandwidth Selection

The bandwidth of the system can be varied between 5 KHz, 10 KHz, and 20 KHz by switches located on both coder and decoder boards. These switches are accessible by lowering the front panels of each chassis. Each bandwidth selection switch determines the sampling rate for the four channels associated with a particular coder-decoder board set and assigns appropriate input filters. For proper operation, coder and decoder switches must be in the same position. It must be noted that higher bandwidths (10 KHz and 20 KHz) have been achieved by paralleling appropriate channels on the coder boards. This results in a reduction in sampling time and a reduction in the number of useable channels.

In the 5 KHz position, all four channels associated with a coderdecoder board set are operational.

In the 10 KHz position, two channels are paralleled to effect a faster sampling rate since the maximum sampling rate for one coding codec chip (DF 331) is 16 KHz. In this position, channel XX1 is paralleled with channel XX3 and channel XX2 with channel XX4. (Refer to Section 1.3 on channel nomenclature.) This has the effect of reducing the

number of useable channels to two for each coder-decoder board set. However, this is not true for those channels labeled F since there are only three channels available on these boards in the 5 KHz position. This limits the number of 10 KHz channels for each board labeled F to one. Thus, the total number of system channels with a bandwidth of 10 KHz is 44. The analog input signals must be connected to channels XX1 and XX2. Likewise, the analog output signals are found on channels XX1 and XX2, respectively.

In the 20 KHz position, all four channels on each coder-decoder board set are paralleled. Thus, there is only one 20 KHz channel per board. Again, this is not true for those boards labeled F and since there are only three 5 KHz channels on these boards, no 20 KHz channels can be formed. The total number of 20 KHz system channels is 20. The analog input signals must be connected to channels XX1. Likewise, the analog outputs are found on channels XX1.

In summary, the bandwidth versus maximum number of system channels is shown in Table 2.

Table 2

Bandwidth	Channels
5 KHz	92
10 KHz	44
20 KHz	20

Since the process of assigning bandwidths can become complicated, it is suggested that a worksheet be filled out for ease in setting up the channels. A sample worksheet is provided in Figure 4. Two blank worksheets are included in Section 7.0. To use this worksheet, these

steps should be followed:

- 1. Fill in the number of channels desired for each bandwidth.
- 2. Starting with the 20 KHz bandwidth, fill in the chassis slot numbers to accommodate the number of 20 KHz channels desired. For convenience, the slot numbers in the sample worksheet have been chosen to start with IA and finish with 4F, to correspond to the first two characters of the channel numbers in that slot.
- Fill in the slot numbers for the 10 and 5 KHz bandwidths, respectively.
- 4. Complete the Channels/Slot row for each slot number, and each bandwidth, remembering that there are a maximum of four 5 KHz channels per slot, two 10 KHz channels per slot, or one 20 KHz per slot for all slots except IF, 2F, 3F and 4F. For these slots, there are a maximum of three 5 KHz channels per slot or one 10 KHz channel per slot.
- 5. Fill in the matrix which corresponds to the back panel of each chassis by indicating both channel number and assigned bandwidth. It may be helpful to put an X in those blocks which are not operational due to the paralleling of channels to achieve higher bandwidths.

#### 3.5 FIBER OPTIC RECEIVER SELECTION

A switch labeled S1 on the line driver board in the receiver chassis allows selection between fiber optic receiver #1 and receiver #2. Each position is clearly labeled on the board.

CHANNEL/BANDWIDTH ASSIGNMENT WORKSHEET

ASSIGNMENT	1 1 1		4E 4F
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	B 3C 3D	P 2P 3P 4A 4B 4C 4D 4E 4P 1 4 3 4 4 4 4 3
		1F 2F 3A 3B 3C 1 1 2 2 2	ىتىت
NELS	CHANNELS/ SLOT	SLOT NO. CHANNELS/	SLOT NO. CHANNELS/ SLOT
NO. OF CHANNED DESTRED	10	50	32
	20 kilz	10 kHz	5 kHz

1A1 26	X	X	X	3 <b>4</b> 1	3A2 10	X	X
181 20	X	X	$\times$	3B1 10	3B2 10	X	X
1C1 20	X	X	$\times$	3c1 10	3C2 10	X	X
101 20	X	X	$\times$	301 10	302 10	$\times$	X
1E1 20	X	X	X	3E1 5	3E2 2	3E3 5	3E4 5
E	1F2 5	X		3F1 5	3F2 5	3F3 5	
2A1 20	X	$\times$	>	4V1 5	4A2 5	4A3 5	444
2B1 2A1 20 20	X	X	X	481 4A1 5 5	482 4A2 5 5	4B3 4A3 5 5	4B4 4A4 5 5
<del></del>	X	X	X	<del> </del>	<del> </del>	<del> </del>	
281 2		X		4B1 5	482 5	483	484 5
2C1 2B1 2 20 20	X X X			4C1 4B1 5 5	4C2 4B2 5 5	4C3 4B3 5 5	4C4 4B4 5 5

Figure 4. Sample Worksheet

Indicates a non-operational channel

×

EACH BOX CORRESPONDS TO A BACK PANEL CONNECTOR

#### 3.6 OFFSET ADJUSTMENT

There are two analog offset adjustments available, one for the input stage of the transmitter and one for the output stage of the receiver.

- 3.6.1 <u>Input offset</u>. There is an input offset adjustment for each channel located on the coder boards. The potentiometers used for this adjustment are R17, R18, R19 and R20. Each pot is adjusted so that a shorted analog input produces the eight-bit code associated with a zero volt input on the output of the codec chip (DF331). This code is: Ollilli or Illill. Refer to Diagram 7.10 for location of adjustment pots.
- 3.6.2 Output offset. There is an output offset adjustment for each channel located on the decoder boards. The potentiometers are labeled R22, R23, R24 and R25 on each decoder board. Each pot is adjusted so that the eight-bit bode corresponding to zero volts on the input to the codec chip (DF334) produces zero volts at the final output stage. Refer to Diagram 7.10 for location of adjustment pots.

#### 3.7 GAIN ADJUSTMENT

A separate gain adjustment has been provided for each channel and is accomplished by adjusting pots R7, R10, R13 and R16 on each coder board. The gain should be adjusted so that the voltage at the input to the codec chip (DF331) is the same as the voltage at the input connector. Refer to Diagram 7.10 for location of adjustment pots.

#### 3.8 INPUT SIGNAL LIMITER ADJUSTMENT

A limiter adjustment is available for each channel so that the

voltage level at which the input analog signal is limited can be varied. This is achieved by adjusting pots R5, R8, R11 and R14 on the coder boards. This adjustment has been set so that the input signal begins distorting above ±3 volts and is limited at ±6 volts. Refer to Diagram 7.10 for location of adjustment pots.

#### 3.9 RECEIVER TIMING ADJUSTMENT

A timing adjustment pot, Rl, is located on the demultiplexer board in the receiver chassis. It is used to set proper timing in the decoding circuitry. It should be set in the middle of the range for which an undistorted analog output signal is achieved. Refer to Diagram 7.10 for location of adjustment pot.

SECTION 4.0

COMPUTER INTERFACE OPTION

### 4.0 COMPUTER INTERFACE OPTION

#### 4.1 DESCRIPTION

An optional computer interface board has been included to provide the following functions:

- 1) Fiducial Status
- 2) Calibration Status
- 3) Frame Counter
- 4) Sync Word

This board should be placed in the backplane connector slot labeled 1F. Thus, in choosing this option, channels 1F1, 1F2 and 1F3 are no longer available.

This interface board uses the eight-bit data time slots associated with channels 1F1 and 1F2, in the following format.

Sync Word. The sync word is an eight-bit selectable code which can be used as a frame sync. It occurs once in every frame during the time slot associated with the 1Fl channel. The circuit is wired so that the MSB bit of the code appears in the first bit position. The code is selectable by jumpers on the interface board. The format for the sync word is shown in Figure 3.




Figure 3. 1F1 Data Slot: Sync Word

Fiducial Status. An input connector is provided on the back panel of the transmitter chassis for a fiducial signal. The requirements for the signal are that it is between 20 and 200 volts in peak amplitude, with a 40 nanosecond minimum pulse width. The circuit is designed to provide a logical one in the first bit position of the 1F2 channel data slot for about 3 msec after the fiducial signal. A logical zero returns after about 3 msec following the signal.

<u>Calibration Status</u>. A calibration status input connector is located on the back panel of the transmitter chassis. It is designed to accept a switch closure input. Upon closure of the switch, a logical zero status bit is provided in the second-bit position of the 1F2 channel data slot; alternatively, a logical one results when the switch is open.

Frame Counter. A frame counter is provided on the interface board whose output is a continuous count of data frames with no reset. The format of the counter output is a six-bit binary code. It occupies the third through the eighth bit position of the 1F2 channel data slot. Frame count data can be used with the fiducial status bit to determine the number of frames transmitted since the fiducial signal. The format for the 1F2 data slot is shown in Figure 4.

BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7	BIT 8
FIDU PRESENT FIDU O-NOT PRESENT	O-CAL O-DATA	FRAME COUNT MSB	FRAME COUNT	FRAME COUNT	FRANE COUNT	FRAME COUNT	FRAME COUNT LSB

Figure 4. 1F2 Data Slot: Fiducial Status, Calibration Status and Frame Count

#### 4.2 EXTERNAL STATUS CONNECTIONS

Fiducial Input - A fiducial input is provided and has been termina-

ted with 50 ohms. The input is designed to accept 20 to 200 volt signals with a minimum of 40 nanoseconds pulse width. The circuitry for the fiducial status is located on the computer interface board which, when selected, resides in the backplane connector slot labeled 1F. The fiducial status appears as a logical one in the first bit position of the eight-bit time slot allotted to channel 1F2 for about 3 msec following a fiducial pulse, and a logical zero after this time.

<u>Calibrate Input</u> - A calibrate input is provided to indicate when calibration data is being transmitted over the data link. The circuit for the calibration input is located on the digital interface board. The circuit is designed such that a switch closure produces a logical zero in the second bit position of the eight-bit time slot allotted to channel 1F2. When normal data are being transmitted, the status bit appears as a logicial one.

NOTE: This computer interface option is developmental at the time of this writing and is not part of the standard link.

SECTION 5.0

SYSTEM OPERATION CHECKLIST

### 5.0 SYSTEM OPERATION CHECKLIST

In order to insure proper operation of the data link, the following steps should be carefully followed:

- Assign bandwidths to the channels. Refer to Section 3.4 on bandwidth selection. It is suggested that a worksheet be filled out similar to the one provided in Figure 4. Two blank worksheets are included in Section 7.7.
- 2. Select the desired bandwidth for each channel. These switches are located on the edge of the coder and decoder boards. The front panels must be lowered in order to reach them. Make sure that switches on both the transmitter and receiver are in the desired position.
- Connect coaxial cables to appropriate channels. Use matrix developed in Step 1.
- 4. Make sure the following jumpers are in place on the back panels:
  - a) MUX OUT to F/O XMIT IN on transmitter
  - b) F/O RECEIVE OUT to DEMUX IN on receiver.
- 5. Make sure fiber optic cable connectors are secured to panel connectors. Note the warning label concerning the use of ferrules. This warning is also described in Sections 3.1.3 and 3.2.3.
- 6. Select desired fiber optic reciever. This switch is

labeled S1 and is located on the line driver board in the receiver chassis.

- 7. Make sure power cords for both transmitter and receiver are securely plugged into AC power outlets.
- 8. Push Power ON switch for both transmitter and receiver chassis.

SECTION 6.0
DIAGRAMS AND SCHEMATICS




Diagram 6.2. Transmitter - Back View

Diagram 6.3. Receiver - Front View

Diagram 6.4. Receiver - Back View

-			
5	Z D T H H T T M X M X	тэм тымов тамов хг.	315
32	JHZE OKH>EK	орскв	316
33	оодык	O O D B K	317
34	ОООВК	0 O D M K	318
.T5	O O B K	000 m m	119
36	O O B K	оооык	J20
17	ООВЖ	родаж	J21
38	родык	ВВОС	322
39	ОООВК	20088	J23
310	ОООыж	0000%	J24
111	O O E &	000 8 8	<b>J25</b>
312	000 8 8	0 O D B K	326
313	оорык	000 M K	327
314	0 O D M K	0 O D M K	328
		<del></del>	₽

Diagram 6.5. Transmitter Chassis Card Locations - Front View

J1	O M Z :	o н	H	н а	H.	— <u>~</u>	២៥	±3v	<b>a</b>	⊙ 3	ា	<b>×</b> (	s D	Ъ	4 T X
J2	дн;	Z 12	l	Ω ∝	: н :	> E3	æ		S	Ъ	<	æ	ធ		
J3	Ω	ы	ပ	0	Ω	ធ	æ		Q	គ	ວ	0	Q	Ħ	<b>K</b>
J4	Q	ធ	ပ	0	Ω	ធ	R		Q	ធ	ပ	0	Δ	ы	ĸ
J.5	a	臼	ບ	0	Q	ធ	R		D	មា	ပ	0	Q	ធ	æ
J.6	Q	ធ	ပ	0	D	ធ	R		Ω	ខ	ပ	0	Ω	ធ	ĸ
37	Q	ы	ပ	0	Q	ម	ĸ		Q	មា	ပ	0	Ω	ы	æ
38	Д	ы	ပ	0	Q	ម	æ		Q	ធ	ပ	0	Q	ы	æ
£	Д	ធា	ပ	0	Ω	凶	¢.		Q	<u>ы</u>	υ	0	Ω	ធ	r.
310	Ω	ធ	υ	0	D	臼	æ		Ω	ធា	ບ	0	Ω	ខ	2
311	Ω	ធ	υ	0	Ω	ы	æ		Q	ធ	ပ	0	Ω	ы	æ
312	Q	ធ	ပ	0	Q	ម	æ		Ω	មា	ပ	0	Ω	មា	<b>~</b>
313	Ω	ы	υ	0	Ω	ഥ	æ		Ω	ម	ပ	0	Q	ម	æ
J14	Ω	ध	υ	0	۵	ធ	æ		Q	ធ	ပ	0	Q	ы	R

Diagram **6.6.** Receiver Chassis Card Locations - Front View

J15

316

J17

318

J19

J20

J21

322

J24 J23

**J25** 

326

327

328

CHANNEL/BANDWIDTH ASSIGNMENT WORKSHEET

Christia de la comparta del comparta de la comparta de la comparta del comparta de la comparta del la comparta del la comparta de la comparta	TAISTOCK			
	NO. OF CHANNELS DESIRED	SLOT NO. CHANNELS/ SLOT	SLOT NO. CHANNELS/ SLOT	SLOT NO. CHANNELS/ SLOT
	MANDVIDIN	20 KHz	10 KHZ	S KHZ

INDICATES A NON-OPERATIONAL CHANNEL ×

BACK PANEL MATRIX

Diagram 6.7. Channel/Bandwidth Assignment Worksheet

CHANNEL/BANDWIDTH ASSIGNMENT WORKSHEET

ASSIGNMENT			
NO. OF CHANNELS	DESIRED SLOT NO. CHANNELS/ SLOT	SLOT NO. CHANNELS/ SLOT	SLOT NO. CHANNELS/ SLOT
	BANDWIDTH 20 kHz	10 KHZ	S kHz

X INDICATES A NON-OPERATIONAL CHANNEL




Diagram 6.7. Channel/Bandwidth Assignment Worksheet

6.8 BACKPLANE WIRE LIST - TRANSMITTER

FROM	1	то		COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J1	E	Ј3	9	Violet	3MHz Clock
J3	9	J4	9	Bus Wire	1
J4	9	J5	9	[	l
J5	9	Ј6	9		
J6	9	J7	9	ļ	<b>,</b>
J7	9	Ј8	9		
Ј8	9	J9	9		1
J9	9	J10	9		į
J10	9	J11	9	İ	
J11	9	J12	9		
J12	9	J13	9	1	
J13	9	J14	9	1	Ĭ
J1	E	J17	9	<b>Viol</b> et	l l
J17	9	J18	9	Bus Wire	J
J18	9	J19	9		
J19	9	J20	9		
J20	9	J21	9	ţ	İ
J21	9	J22	9		ľ
J22	9	J23	9		i
J23	9	J24	9	•	
J24	9	J25	9		1
J25	9	J26	9		
J26	9	J27	9	1	1
J27	9	Ј28	9	<b>V</b>	•
J1	F	Ј9	K	Blue Gr	coup 1 Digital Data
J9	K	J10	K	Bus Wire	1
J10	K	J11	K		
J11	K	J12	К		
J12	K	J13	K	ł	
J13	K	J14	K	*	*
J1	6	Ј3	K	Blue Gr	coup 2 Digital Data
J3	K	J4	K	Bus Wire	1
J4	K	J5	K		
J5	K	Ј6	ĸ		
J6	K	J7	K		
J7	K	18	K	*	<b>*</b>
J1	Н	J23	K		roup 3 Digital Data
J23	K	J24	K	Bus Wire	1
Ј24	K	J25	K		ĺ
J25	K	J26	K	1	
J26	K	J27	K	Į.	
J27	K	J28	K	<b>\</b>	

BACKPLANE WIRE LIST - TRANSMITTER

FRO	M	TO		COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J1 J17 J18 J19 J20 J21	7 K K K K	J17 J18 J19 J20 J21 J22	К К К К К	Blue G Bus Wire	roup 4 Digital Data
J1	9	J8	10	White	SYNC1-2A1
J8	10	J14	10		SYNC1-1A1
J1	9	J22	10		SYNC1-4A1
J22	10	J28	10		SYNC1-3A1
J1	к	J7	10	White	SYNC2-2B1
J7	10	J13	10		SYNC2-1B1
J1	к	J21	10		SYNC2-4B1
J21	10	J27	10		SYNC2-3B1
J1	10	J6	10	White	SYNC3-2C1
J6	10	J12	10		SYNC3-1C1
J1	10	J20	10		SYNC3-4C1
J20	10	J26	10		SYNC3-3C1
J1	L	J5	10	White	SYNC4-2D1
J5	10	J11	10		SYNC4-1D1
J1	L	J19	10		SYNC4-4D1
J19	10	J25	10		SYNC4-3D1
J1	11	J4	10	White	SYNC5-2E1
J4	10	J10	10		SYNC5-1E1
J1	11	J18	10		SYNC5-4E1
J18	10	J24	10		SYNC5-3E1
J1	M	J3	10	White	SYNC6-2F1
J3	10	J9	10		SYNC6-1F1
J1	M	J17	10		SYNC6-4F1
J17	10	J23	10		SYNC6-3F1
J1	12	J8	L	White	SYNC7-2A2
J8	L	J14	L		SYNC7-1A2
J1	12	J22	L		SYNC7-4A2
J22	L	J28	L		SYNC7-3A2
J1	N	J7	L	White	SYNC8-2B2
J7	L	J13	L		SYNC8-1B2
J1	N	J21	L		SYNC8-4B2
J21	L	J27	L		SYNC8-3B2

BACKPLANE WIRE LIST - TRANSMITTER

	THE LIDT	TRANSPITTER			
FRO	<u>M</u>	To	)	COLOR	CICMAI
CONNECTOR	PIN	CONNECTOR	PIN	<u>John </u>	SIGNAL
J1					
	13	J6	L.	White	SYNC9-2C2
J6	L	J12	L	1	SYNC9-1C2
J1	13	Ј20	L	1	SYNC9-4C2
J20	L	J26	L	<b>+</b>	SYNC9-3C2
Jl	P	J5	L	White	SYNC10-2D2
J5	L	J11	L	1	SYNC10-1D2
J1	P	J19	L	1	SYNC10-4D2
J19	L	J25	L	<b>\</b>	SYNC10-3D2
J1	14	J4	L	White	CSW(C1.1 0.D0
J4	L	J10	L	MITCE	SYNC11-2E2
J1	14	J18	L		SYNC11-1E2
J18	Ĺ	J24		į	SYNC11-4E2
		524	L	•	SYNC11-3E2
J1	R	13	L	White	SYNC12-2F2
<b>J</b> 3	L	J9	L ·	1	SYNC12-1F2
J1	R	J17	L	i	SYNC12-4F2
J17	L	J23	L	*	SYNC12-3F2
Jl	15	18	11	White	SYNC13-2A3
Ј8	11	J14	11	1	SYNC13-1A3
J1	15	J22	11	1	3YNC13-4A3
J22	11	J28	11	<b>\</b>	SYNC13-4A3
J1	S	-7			0111013 3713
J7		J7	11	White	SYNC14-2B3
J1	11	J13	11	J	SYNC14-1B3
	S	J21	11	1	SYNC14-4E3
J21	11	J27	11	•	SYNC14-3B3
J1	16	J6	11	White	SYNC15-2C3
J6	11	J12	11	1	SYNC15-1C3
J1	16	J20	11	ľ	SYNC15-4C3
J20	11	J26	11	+	SYNC15-3C3
J1	T	<b>J</b> 5	11	White	CVMC1 ( 252
J5	11	J11	11	1	SYNC16-2D3
J1	T	J19	11	1	SYNC16-1D3
J19	11	J25	11	. ↓	SYNC16-4D3
			<b>T</b> T	*	SYNC16-3D3
J1	17	Ј4	11	White	SYNC17-2E3
J4	11	J10	11	1	SYNC17-1E3
J1	17	J18	11	I.	SYNC17-4E3
J18	11	J24	11	♥.	SYNC17-3E3

BACKPLANE WIRE LIST - TRANSMITTER

FROM	1	<u>T0</u>		COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J1	U	Ј3	11	White	SYNC18-2F3
J3	11	Ј9	11	1	SYNC18-1F3
J1	U	J17	11		SYNC18-4F3
J17	11	J23	11	<b>↓</b>	SYNC18-3F3
J1	18	Ј8	M	White	SYNC19-2A4
Ј8	M	J14	М	İ	SYNC19-1A4
J1	18	J22	M		SYNC19-4A4
J22	M	J28	M	*	SYNC19-3A4
J1	V	J7	M	White	SYNC20-2B4
J7	M	J13	M	will te	SYNC20-1B4
J1	V	J21	M	i	SYNC20-4B4
J21	M	J27	M	1	SYNC20-4B4 SYNC20-3B4
J21	PI	327	F1	*	51NC20-3B4
J1	19	J6	М	White	SYNC21-2C4
J6	M	J12	M	1	SYNC21-1C4
J1	19	J20	M		SYNC21-4C4
J20	M	J26	M	į.	SYNC21-3C4
020		020		*	ornowr so.
J1	W	J5	M	White	SYNC22-2D4
J5	M	J11	M	i	SYNC22-1D4
J1	W	J19	M		SYNC22-4D4
J19	M	J25	M	<b>↓</b>	SYNC22-3D4
71	20	Ј4	м	White	SYNC23-2E4
J1 J4		J10	M M	will te	
	M				SYNC23-1E4
J1	20	J18	M		SYNC23-4E4
J18	М	J24	M	•	SYNC23-3E4
J1 *	8 *	J2 *	K *	Yellow*	12 Mbps
					Biphase Data
J2 *	9 *	BNC Back Panel		Coax	MUX Out
	8	Connector		COAN	non out
J1	o	Connector			
J2*	10 *	BNC Back Panel		Coax	Ground
J1	5	Connector		Shield	
Ј2	7	Front Panel	Anode	Violet	Bit Stream
J-	•	LED	mode	,10166	Indicator
Ј2	8	Front Panel	Cathode	Green	Bit Stream
		LED			Indicator

<sup>\*</sup> Applicable to Serial Unit No. 1 Only

# BACKPLANE WIRE LIST - TRANSHITTER

FROM		To	<u>0</u>	COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
Л9	С	BNC Back Par Connector	nel	Coax	FIDU
Ј9	8	BNC Back Par Connector	ne1	Green	CAL
BNC Back Pan Connector	el	F/O Board Connector	7,20	Coax	F/O XMIT IN
BNC Back Pan Connector	e1	F/O Board Connector	9,K,22,Z	Coax Shield	Ground
+5V Power : J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 +5V Power J15 J16 J17 J18 J19 J20 J21 J22 J23 J24 J25 J26 J27	1,2,A,B	J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 J21 J22 J23 J24 J25 J26 J27 J28	1,2,A,B	Red Bus Wire	+5V
J1	1,2,A,B	F/O Board Connector	1,A,14,R	Red	+5V
J15	1,2,A,B	Front Panel LED	Anode	Red	+5V Indicator

BACKPLANE WIRE LIST - TRANSMITTER

FR	<u>om</u>	TO	2	COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
+7.5V Power	Supply (+)	J14	5	Orange	+7.5V
J14	5	J13	1	Bus Wire	1
J13		J12	ł	1	1
J12		J11			į.
J11	į.	J10	ļ	<b>[</b>	1
J10		Ј9	ļ	1	1
19	\$	Л8	ļ.	Ļ	}
Ј8	Į.	J7	ł		
J7		J6	l l		
J6		J5	l l		l
J5	1	J4	ł	ľ	į.
J4	7	J3	l	*	▼
+7.5V Power		J28	}	Orange	+7.5V
J28	5	J27		Bus Wire	
J27	í	J26	1	1	
J26 J25		J25	ı		
J24		J24 J23	1	ŀ	1
J23	]	J23 J22		l	j
J22	ļ.	J21	4	ł	}
J21		J20	ļ	ł	
J20	Ţ	J19	\$	1	
J19		J18			
J18	[	J17	ŀ	ł	
J17	Ĺ	J16	j		ł
J16	<b>V</b>	J15	. ↓	*	<b>↓</b>
+7.5V Power	Supply (S)	J15	5	Orange	+7.5V
J16	5 '	Front Panel	Anode	Yellow	+7.5V
		LED			Indicator
-7.5V Power	Cupply ( )	717		D1	7
J14	E E	J14 J13	E	Blue	-7.5V
J13	Ĭ	J12	ł	Bus Wire	}
J12	Í	J11	t	ļ	
J11	[	J10		1	
J10	Į.	J9	(	(	Į.
Ј9		Ј8	İ		
J8		J7	(	4	
J7	ļ	J6	[		
J6		J5	1		
J5	1	Ј4	1	ľ	1
J4	▼	J3	*	*	*
-7.5V Power	Supply (-)	J28	Ę	<b>Blue</b>	-7.5V
J28	E	J27		Bus Wire	
J27	1	J26	Ţ	1	Ţ
J26	▼	J25	4	▼	₹

BACKPLANE WIRE LIST - TRANSMITTER

				COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J25	E	J24	E	Blue	-7.5V
J24	1	J23	1	Bus Wire	j
J23	l	J22		1	
J22		J21	]	Ì	[
J21		J20	ì	l	
J20	l l	J19	I	ļ	
J19		J18	į.	ļ	
J18		J17	į.		
J17		J16	4	1	
J16	*	J15	*	*	*
-7.5V Power	Supply (S)	J15	E	Blue	-7.5V
J16	E	Front Panel	Cathode	Red	-7.5V
		LED			Indicator
J15	7	13	7	Red	+3V
J3	i	J4	í	Bus Wire	1
J4	<b>\</b>	J5	<b>,</b>	1	
J5	1	J6		·	
J6		J7	}	1	]
J7		J8	}	Ì	
Ј8		J9	Ì	Ĭ	
Ј9	j	J10	1	[	ţ
J10	1	J11		l	Į.
J11	1	J12		į.	
J12	į.	J13	l l	ļ	1
J13	į.	J14	j	, , , , , , , , , , , , , , , , , , ,	
J15		J16	}	1	
J16		J17	j j	1	·
J17	<b>[</b>	J18	}	j	ļi .
J18	1	J19	ì		1
J19	1	J20	į	Ì	
J20		J21	Ì	]	}
J21		J22	}	1	l
J22	1	J23	]	l	ĺ
J23	i	J24		ł	1
J24	1	J25	]	į	<b> </b>
J25		J26	l l	į	ļ
J26	1	J27	1	1	1
J27	▼	J28	•	<b>V</b>	<b>Y</b>
J16	7	Front Panel LED	Anode	Green	+3V Indicator
J15	н	J3	Н	Yellow	-3V
J3	1	J4	j	l	1
J4	1	<b>J</b> 5	ſ	j	1
J5	1	J6	i	l	1
J6	*	J7	▼	4	▼

BACKPLANE WIRE LIST - TRANSMITTER

FRO	<u>DM</u>	<u> 1</u>	0	COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J7	Н	Ј8	Н	Yellow	~3V
J8	1	J9	i	Bus Wire	Ĭ
J9	)	J10	1	1	
J10		J11	1	[	ł
J11		J12	į.	ł	1
J12	1	J13	ł	j	j
J13	}	J14	Ì	ļ	1
J15	l	J16	ł	ł	
J16	<b>{</b>	J17	ŧ	1	
J17	ł	J18	ļ	ĺ	1
J18	{	J19	l	- {	
J19	]	J20	<b>}</b>		1
J20	{	J21	- 1	1	
J21	}	J22	l	1	
J22	ł	J23	ļ		
J23	į.	J24	Ş		{
J24	1	J25	}	ł	
J25	}	J26	į	ļ	Į
J26	l	J27	Į.		Į.
J27	7.7	J28	<b>Y</b>	*	*
J16	Н	Front Panel	Cathode	Blue	-3V
		LED			Indicator
5V Power Sup	ply (-)	J1	21,22,Y,Z	Black	Ground
+7.5V Power		J1	21,22,Y,Z	Black	Ground
-7.5V Power		J1	21,22,Y,Z	Black	Ground
J1	21,22,Y,Z	J2	21,22,Y,Z	Bus Wire	Ground
J2		J3		_	
J3	j	J4	}	1	1
J4	į	J5	1	1	
J5	Į.	J6	- {		1
J6		J7	ļ	- [	}
J7	į.	18	į.	į	}
J8	į.	19	ł l	ł	Į.
J9		J10	Ş	ſ	}
J10	ţ	J11	ļ	ł	ţ
J11	}	J12	Ì	j	}
J12	. ↓	J13	Į.	ļ	1
J13	-1 ( )	J14	01 00 ** **	7	٧ .
5V Power Sup +7.5V Power		J15	21,22,Y,Z	Black	Ground
		J15	21,22,Y,Z	Black	Ground
-7.5V Power J15	21,22,Y,Z	J15 J16	21,22,Y,Z	Black	Ground
J16	-1,44,1,4	J17	21,22,Y,Z	Bus Wire	Ground
J17	j	J17 J18	į.	}	}
J18		J19	ł	1	
J19	1	J20	ſ	1	}
J20	<b>†</b>	J21	¥	<b>†</b>	<b>\</b>
		_			•

# BACKPLANE WIRE LIST - TRANSMITTER

FRO	<u>M</u>	<u>T</u>	<u>o</u>	COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J21 J22 J23 J24 J25 J26 J27	21,22,Y,Z	J22 J23 J24 J25 J26 J27 J28	21,22,Y,Z	Bus Wire	Ground   
J15 J15 J1	† 21,22,Y,Z 21,22,Y,Z 21,22,Y,Z	Front Panel LED Front Panel LED F/O Board Connector	Cathode Anode 9,K,22,Z	Black Black Black	+5V,+7V,+3V Indicator Ground -7V,-3V Indicator Ground Ground

BACKPLANE WIRE LIST - TRANSMITTER

			CABLE	SIGNAL
BACK PANEL BNC CONNECTOR	CONNECTOR	PIN		ANALOG IN
1A1	J14	13	Coax*	1A1
1A2	J14	16	1	1A2
1A3	J14	19	1	1A3
1A4	J14	20	}	1A4
181	J13	13	į.	1B1
1B2	J13	16	- 1	1B2
1B3	J13	19	1	1B3
184	J13	20	į	184
1C1	J12	13	Į.	1C1
1C2	J12	16	\$	1C2
1C3	J12	19	1	1C3
1C4	J12	20	1	1C4
1D1	J11	13	{	1D1
1D2	J11	16	1	1D2
1D3	J11	19	- 1	1D3
1D4	J11	20	- 1	1D4
1E1	J10	13	1	1E1
1E2	J10	16	Į į	1E2
1E3	J10	19	4	1E3
1E4	J10	20	1	1E4
1F1	19	13	j	1F1
1F2	J9	16	1	1F2
1F3	J9	19	ł	1F3
2A1	J8	13	į	2A1
2A2	Ј8	16		2A2
2A3	Ј8	19	- 1	2A3
2A4	J8	20	1	2A4
2B1	J7	13	l	2B1
2B2	J7	16	}	2B2
2B3	J7	19	{	2B3
2B4	J7	20	[	2B4
2C1	J6	13	{	2C1
2C2	J6	16	<b>{</b>	2C2
203	J6	19	l	2C3
2C4	J6	20		2C4
2D1	J5	13	1	2D1
2D2	J5	16	ł	2D2
2D3	J5	19	{	2D3
2D4	J5	20	1	2D4
2E1	<b>J</b> 4	13	1	2E1
2E2	34	16	l	2E2
2E3	J4	19	•	2E3
2E4	J4	20	1	2E4
2F1	J3	13	}	2F1
2F2	J3	16	1	2F2
2F3	J3	19	*	2F3

<sup>\*</sup>Coax shields are connected only to back panel connectors.

BACKPLANE WIRE LIST - TRANSMITTER

BACK PANEL BNC CONNECTOR   P1N   ANALOG IN				CABLE	SIGNAL
3A2         J28         16         3A2           3A3         J28         19         3A3           3A4         J28         20         3A4           3B1         J27         13         3B1           3B2         J27         16         3B2           3B3         J27         19         3B3           3B4         J27         20         3B4           3C1         J26         16         3C2           3C2         J26         16         3C2           3C3         J26         19         3C3           3C4         J26         20         3C4           3D1         J25         13         3D1           3D2         J25         16         3D2           3D3         J25         19         3D3           3D4         J25         20         3D4           3E1         J24         13         3E1           3E2         J24         16         3E2           3E3         J24         19         3E3           3E4         J24         20         3E4           3F1         J23         13         3F1	BACK PANEL BNC CONNECTOR	CONNECTOR	PIN		ANALOG IN
3A2         J28         19         3A3           3A3         J28         19         3A3           3A4         J28         20         3A4           3B1         J27         13         3B1           3B2         J27         19         3B3           3B3         J27         19         3B3           3B4         J27         20         3B4           3C1         J26         16         3C2           3C2         J26         16         3C2           3C3         J26         19         3C3           3C4         J26         20         3C4           3D1         J25         13         3D1           3D2         J25         16         3D2           3D3         J25         19         3D3           3D4         J25         20         3D4           3E1         J24         13         3E1           3E2         J24         16         3E2           3E3         J24         19         3E3           3F1         J23         13         3F1           3F2         J23         16         3F2	3A1	J28	13	Coax*	3A1
3A3       J28       19       3A3         3B4       J28       20       3A4         3B1       J27       13       3B1         3B2       J27       16       3B2         3B3       J27       19       3B3         3B4       J27       20       3B4         3C1       J26       13       3C1         3C2       J26       19       3C3         3C4       J26       20       3C4         3D1       J25       13       3D1         3D2       J25       16       3D2         3D3       J25       19       3D3         3D4       J25       20       3D4         3E1       J24       13       3E1         3E2       J24       16       3E2         3E3       J24       19       3E3         3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       J22       16<				1	
3A4       J28       20       3A4         3B1       J27       13       3B1         3B2       J27       16       3B2         3B3       J27       19       3B3         3B4       J27       20       3B4         3C1       J26       13       3C1         3C2       J26       16       3C2         3C3       J26       19       3C3         3C4       J26       20       3C4         3D1       J25       13       3D1         3D2       J25       16       3D2         3D3       J25       19       3D3         3D4       J25       20       3D4         3E1       J24       13       3E1         3E2       J24       16       3E2         3E3       J24       19       3E3         3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4B2       J21       19<				j j	
3B1         J27         13         3B1           3B2         J27         16         382           3B3         J27         19         3B3           3B4         J27         20         3B4           3C1         J26         13         3C1           3C2         J26         16         3C2           3C3         J26         19         3C3           3C4         J26         20         3C4           3D1         J25         13         3D1           3D2         J25         16         3D2           3D3         J25         19         3D3           3D4         J25         20         3D4           3E1         J24         13         3E1           3E2         J24         16         3E2           3E3         J24         19         3E3           3E4         J24         20         3E4           3F1         J23         13         3F1           3F2         J33         19         3F3           3F3         J23         19         3F3           4A1         J22         13         4A1				}	
3B2         J27         16         3B2           3B3         J27         19         3B3           3B4         J27         20         3B4           3C1         J26         13         3C1           3C2         J26         16         3C2           3C3         J26         19         3C3           3C4         J26         20         3C4           3D1         J25         13         3D1           3D2         J25         16         3D2           3D3         J25         19         3D3           3D4         J25         20         3D4           3E1         J24         13         3E1           3E2         J24         16         3E2           3E3         J24         19         3E3           3E4         J24         20         3E4           3F1         J23         13         3F1           3F2         J23         16         3F2           3F3         J23         19         3F3           4A1         J22         13         4A1           4A2         4A2         4A2           4A3				}	
3B3         J27         19         3B3           3B4         J27         20         3B4           3C1         J26         13         3C1           3C2         J26         16         3C2           3C3         J26         19         3C3           3C4         J26         20         3C4           3D1         J25         13         3D1           3D2         J25         16         3D2           3D3         J25         19         3D3           3D4         J25         20         3D4           3E1         J24         13         3E1           3E2         J24         16         3E2           3E3         J24         19         3E3           3E4         J24         20         3E4           3F1         J23         13         3F1           3F2         J23         16         3F2           3F3         J23         19         3F3           4A1         J22         13         4A1           4A2         J22         16         4A2           4A3         J22         19         4A3				ł	
3B4         J27         20         3B4           3C1         J26         13         3C1           3C2         J26         16         3C2           3C3         J26         19         3C3           3C4         J26         20         3C4           3D1         J25         13         3D1           3D2         J25         16         3D2           3D3         J25         19         3D3           3D4         J25         20         3D4           3E1         J24         13         3E1           3E2         J24         16         3E2           3E3         J24         19         3E3           3E4         J24         20         3E4           3F1         J23         13         3F1           3F2         J23         16         3F2           3F3         J23         19         3F3           4A1         J22         13         4A1           4A2         J22         16         4A2           4A3         J22         19         4A3           4B1         J21         13         4B1				ł	
3C1       J26       13       3C1         3C2       J26       16       3C2         3C3       J26       19       3C3         3C4       J26       20       3C4         3D1       J25       13       3D1         3D2       J25       16       3D2         3D3       J25       19       3D3         3D4       J25       20       3D4         3E1       J24       13       3E1         3E2       J24       16       3E2         3E3       J24       19       3E3         3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       4A3       J22       19       4A3         4A4       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       4B3       J21       19       4B3         4B4				Ī	
3C2       J26       16       3C2         3C3       J26       19       3C3         3C4       J26       20       3C4         3D1       J25       13       3D1         3D2       J25       16       3D2         3D3       3D4       J25       20       3D4         3E1       J24       19       3B3       3B1         3E2       J24       19       3E3       3E4       3E4       J24       20       3E4         3F1       J23       19       3F3       3F1       3F2       3F3       3F1       3F2       3F3       4A1       4A2       4A1       4A2       4A1       4A2       4A2       4A3       4A1       4A2       4A3       4A4       4A2       4A3       4A4       4A2       4A3       4A4       4B1       4B1       4B1       4B1       4B1       4B1       4B2       4B3       4B4       4B1       4B2       4B3       4B4       4B1       4B2       4B3       4B1       4B2       4B3       4B1       4B2       4B3       4B4       4C1       4C2       4C3       4C1       4C2       4C3       4C1       4C2       4C3				}	
3C3       J26       19       3C3         3C4       J26       20       3C4         3D1       J25       13       3D1         3D2       J25       16       3D2         3D3       J25       19       3D3         3D4       J25       20       3D4         3E1       J24       13       3E1         3E2       J24       16       3E2         3E3       J24       19       3E3         3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       4A2       4A2       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C2       J20       13	3C2			}	
3C4       J26       20       3C4         3D1       J25       13       3D1         3D2       J25       16       3D2         3D3       J25       19       3D3         3D4       J25       20       3D4         3E1       J24       13       3E1         3E2       J24       16       3E2         3E3       J24       19       3E3         3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       J22       16       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16<	3C3			j	
3D1         J25         13         3D1           3D2         J25         16         3D2           3D3         3D4         J25         19         3D3           3D4         J25         20         3D4           3E1         J24         13         3E1           3E2         J24         16         3E2           3E3         J24         19         3E3           3E4         J24         20         3E4           3F1         J23         13         3F1           3F2         J23         16         3F2           3F3         J23         19         3F3           4A1         J22         13         4A1           4A2         J22         16         4A2           4A3         J22         19         4A3           4A4         J22         20         4A4           4B1         J21         13         4B1           4B2         J21         16         4B2           4B3         J21         19         4B3           4B4         J21         20         4B4           4C1         J20         13         4C	3C4	J26	20	1	
3D2         J25         16         3D2           3D3         J25         19         3D3           3D4         J25         20         3D4           3E1         J24         13         3E1           3E2         J24         16         3E2           3E3         J24         19         3E3           3E4         J24         20         3E4           3F1         J23         13         3F1           3F2         J23         16         3F2           3F3         J23         19         3F3           4A1         J22         13         4A1           4A2         J22         16         4A2           4A3         J22         19         4A3           4A4         J22         20         4A4           4B1         J21         13         4B1           4B2         J21         16         4B2           4B3         J21         19         4B3           4B4         J21         20         4B4           4C1         J20         13         4C1           4C2         J20         16         4C2	3D1		13	Ì	
3D3       J25       19       3D3         3D4       J25       20       3D4         3E1       J24       13       3E1         3E2       J24       16       3E2         3E3       J24       19       3E3         3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       J22       16       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       16<	3D2	J25	16	Į.	
3D4       J25       20       3D4         3E1       J24       13       3E1         3E2       J24       16       3E2         3E3       J24       19       3E3         3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       J22       16       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16<				ţ	
3E1       J24       13       3E1         3E2       J24       16       3E2         3E3       J24       19       3E3         3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       4A2       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3	3D4	J25		}	
3E2       J24       16       3E2         3E3       J24       19       3E3         3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       4A3       4A1       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20				}	
3E3       J24       19       3E3         3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       J22       16       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13<				ł	
3E4       J24       20       3E4         3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       J22       16       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16<				1	
3F1       J23       13       3F1         3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       J22       16       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       20<	3E4				
3F2       J23       16       3F2         3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       J22       16       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20<				1	
3F3       J23       19       3F3         4A1       J22       13       4A1         4A2       J22       16       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       16<	3F2			Į	
4A1       J22       13       4A1         4A2       J22       16       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16<	3F3	J23		1	
4A2       J22       16       4A2         4A3       J22       19       4A3         4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4A1		13	ł	4A1
4A4       J22       20       4A4         4B1       J21       13       4B1         4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4A2		16	į	
481       J21       13       481         482       J21       16       482         483       J21       19       483         484       J21       20       484         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4A3	J22	19	1	4A3
4B2       J21       16       4B2         4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4A4	J22	20	<b> </b>	4A4
4B3       J21       19       4B3         4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4B1	J21	13	{	4B1
4B4       J21       20       4B4         4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4B2	J21	16	[	4B2
4C1       J20       13       4C1         4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4B3	J21	19	1	4B3
4C2       J20       16       4C2         4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4B4	J21	20	1	4B4
4C3       J20       19       4C3         4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4C1	J20	13	1	4C1
4C4       J20       20       4C4         4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4C2	J20	16		4C2
4D1       J19       13       4D1         4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4C3	J20	19	Į	4C3
4D2       J19       16       4D2         4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2	4C4	J20		Ī	
4D3       J19       19       4D3         4D4       J19       20       4D4         4E1       J18       13       4E1         4E2       J18       16       4E2         4E3       J18       19       4E3         4E4       J18       20       4E4         4F1       J17       13       4F1         4F2       J17       16       4F2				j	
4D4     J19     20     4D4       4E1     J18     13     4E1       4E2     J18     16     4E2       4E3     J18     19     4E3       4E4     J18     20     4E4       4F1     J17     13     4F1       4F2     J17     16     4F2				{	
4E1     J18     13     4E1       4E2     J18     16     4E2       4E3     J18     19     4E3       4E4     J18     20     4E4       4F1     J17     13     4F1       4F2     J17     16     4F2				{	
4E2     J18     16     4E2       4E3     J18     19     4E3       4E4     J18     20     4E4       4F1     J17     13     4F1       4F2     J17     16     4F2				1	
4E3 J18 19 4E3 4E4 J18 20 4E4 4F1 J17 13 4F1 4F2 J17 16 4F2				}	
4E4 J18 20 4E4 4F1 J17 13 4F1 4F2 J17 16 4F2				}	
4F1 J17 13 4F1 4F2 J17 16 4F2				}	
4F2 J17 16 4F2				1	
				Į.	
4F3 J17 19 <b>♥</b> 4F3				}	
	4F3	J17	19	*	4F3

<sup>\*</sup> Coax shields are connected only to back panel connectors.

# 6.9 BACKPLANE WIRE LIST - RECEIVER

				COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J1	E	Ј3	9	Violet	3MHz Clock
Ј3	9	J4	9	Bus Wire	1
J4	9	J5	9	1	
J5	9	Ј6	9		ļ
J6	9	J7	9		İ
J7	9	Ј8	9	l	Į.
Ј8	9	Ј9	9	ì	]
Ј9	9	J10	9	į.	
J10	9	J11	9		
J11	9	J12	9	l l	<u> </u>
J12	9	J13	9	l	Į.
J13	9	J14	9		<b>!</b>
J1	E	J17	9	Violet	
J17	9	J18	9	Bus Wire	
J18	9	J19	9	1	
J19	9	J20	9		ł
J20	9	J21	9	ľ	Í
J21	9	J22	9	1	
J22	9	J23	9		l
J23	9	Ј24	9	ł	1
J24	9	J25	9		
J25	9	J26	9	i	
J26	9	J27	9	1	]
J27	9	J28	9	. ↓	<b>↓</b>
J1	F	Ј9	 K	Blue	Group 1 Digital Data
J9	K	J10	K	Bus Wire	1
J10	K	J11	K		İ
J11	K	J12	K	j	1
J12	K	J13	K	İ	
J13	K	J14	K	<b>↓</b>	<b>+</b>
J1	6	J3	K	Blue	Group 2 Digital Data
J3	K	J4	K	Bus Wire	1
J4	K	J5	K	Į	
J5	K	J6	K		
J6	K	J7	K	<b>\</b>	
J7	K	Ј8	K	*	<b>\</b>
J1	Н	J23	K	Blue	Group 3 Digitial Data
J23	K	J24	K	Bus Wire	
J24	K	J25	K	- 1	
J25	K	J26	K		
J26	K	J27	K		1
J27	K	J28	K	*	▼

BACKPLANE LIST - RECEIVER

FROM	<u>[</u>	<u>TO</u>		COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J1	7	J17	K	B1ue	Group 4 Digital Data
J17	K	J18	ĸ	Bus Wire	I Bigital bata
J18	K	J19	K	[	l l
J19	K	J20	K	1	
J20	K	J21	K		
J21	K	J22	K	ľ	ŀ
	••	022	K	<b>↓</b>	
J1	9	Ј8	10	White	SYNC1-2A1
<b>18</b>	10	J14	10	1	SYNC1-1A1
J1	9	J22	10		SYNC1-4A1
J22	10	J28	10	i	SYNC1-3A1
J1	K	77	10	***	arniaa ani
J7		J7	10	White	SYNC2-2B1
	10	J13	10	1	SYNC2-1B1
J1 J21	K	J21	10		SYNC2-4B1
JZI	10	Ј27	10	. ↓	SYNC2-3B1
J1	10	Ј6	10	White	SYNC3-2C1
J6	10	J12	10	1	SYNC3-1C1
J1	10	J20	10		SYNC3-4C1
J20	10	J26	10	<b>+</b>	SYNC3-3C1
J1	L	J5	10	White	SYNC4-2D1
J5	10	J11	10	1	SYNC4-1D1
J1	L	J19	10	1	SYNC4-4D1
J19	10	J25	10	<b>+</b>	SYNC4-3D1
				,	
J1	11	Ј4	10	White	SYNC5-2E1
J4	10	J10	10	1	SYNC5-1E1
J1	11	J18	10		SYNC5-4E1
J18	10	J24	10	*	SYNC5-3E1
J1	М	J3	10	White	SYNC6-2F1
J3	10	J9	10	1	SYNC6-1F1
J1	М	J17	10	}	SYNC6-4F1
J17	10	J23	10	<b>†</b>	SYNC6-3F1
J1	12	Ј8	L	White	SYNC7-2A2
Ј8	L	J14	L	1	SYNC7-1A2
J1	12	J22	Ĺ		SYNC7-4A2
J22	L	J28	Ĺ	<b>\</b>	SYNC7-3A2
J1	N	J7	т	White	CVNCO ODO
J7	L	J13	L L	wiilte	SYNC8-2B2
J1	N	J21	L		SYNC8-1B2 SYNC8-4B2
J21	L	J27	L	Ţ	
741	ь	327	ъ	*	SYNC8-3B2

BACKPLANE WIRE LIST - RECEIVER

FROI	<u>M</u>	TO		COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J1	13	J6	L	White	SYNC9-2C2
J6	L	J12	L		SYNC9-1C2
J1	13	J20	L		SYNC9-4C2
J20	L	J26	L	<b>↓</b>	SYNC9-3C2
J1	P	J5	L	White	SYNC10-2D2
J5	L	J11	L	1	SYNC10-1D2
J1	P	J19	L		SYNC10-4D2
J19	L	J25	L	<b>†</b>	SYNC10-3D2
J1	14	Ј4	L	White	SYNC11-2E2
J4	L	J10	L	1	SYNC11-1E2
J1	14	J18	L		SYNC11-4E2
J18	L	J24	L	+	SYNC11-3E2
J1	R	Ј3	L	White	SYNC12-2F2
J3	L	Ј9	L	1	SYNC12-1F2
Jl	R	J17	L		SYNC12-4F2
J17	L	J23	L	*	SYNC12-3F2
J1	15	Ј8	11	White	SYNC13-2A3
J8	11	J14	11	1	SYNC13-1A3
J1	15	J22	11		SYNC13-4A3
J22	11	J28	11	*	SYNC13-3A3
J1	S	J7	11	White	SYNC14-2B3
J7	11	J13	11	ı	SYNC14-1B3
J1	S	J21	11		SYNC14-4B3
J21	11	J27	11	<b>\</b>	SYNC14-3B3
J1	16	Ј6	11	White	SYNC15-2C3
J6	11	J12	11	1	SYNC15-1C3
J1	16	J20	11	]	SYNC15-4C3
J20	11	J26	11	*	SYNC15-3C3
J1	T	J5	11	White	SYNC16-2D3
J5	11	J11	11	í	SYNC16-1D3
J1	T	J19	11		SYNC16-4D3
J19	11	J25	11	<b>†</b>	SYNC16-3D3
J1	17	Ј4	11	White	SYNC17-2E3
Ј4	11	J10	11		SYNC17-1E3
J1	17	J18	11		SYNC:7-4E3
J18	11	J24	. 11	*	SYNC17-3E3

BACKPLANE WIRE LIST - RECEIVER

FROM	1	<u>TO</u>	<u>.</u>	COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J1	U	Ј3	11	White	SYNC18-2F3
J3	11	J9	11	1	SYNC18-1F3
J1	U	J17	11		SYNC18-4F3
J17	11	J23	11	<b>\</b>	SYNC18-3F3
J1	18	Ј8	М	White	SYNC19-2A4
Ј8	M	J14	M	1	SYNC19-1A4
J1	18	J22	M	1	SYNC19-4A4
J22	M	J28	M	<b>↓</b>	SYNC19-3A4
J1	V	J7	М	White	SYNC20-2B4
J7	M	J13	M	1	SYNC20-1B4
J1	V	J21	M		SYNC20-4B4
J21	M	J27	M	*	SYNC20-3B4
J1	19	J6	M	White	SYNC21-2C4
J6	M	J12	M	1	SYNC21-1C4
J1	19	J20	M		SYNC21-4C4
J20	M	J26	M	<b>*</b>	SYNC21-3C4
J1	W	J5	М	White	SYNC22-2D4
J5	M	J11	M	1	SYNC22-1D4
J1	W	J19	M	İ	SYNC22-4D4
J19	M	J25	M	•	SYNC22-3D4
J1	20	Ј4	M	White	SYNC23-2E4
J4	M	J10	M	I	SYNC23-1E4
J1	20	J18	M	Ĺ	SYNC23-4E4
J18	М	J24	M	•	WYNC23-3E4

# BACKPLANE WIRE LIST - RECEIVER

FROM	DIN	TO TO	DIN	COLOR	SIGNAL
CONNECTOR  BNC Back Panel	PIN	CONNECTOR J1	PIN 8	Coax	DEMUX IN
Connector BNC Back Panel Connector		J1	J	Coax Shield	Ground
J1	С	J2	С	Yellow	3MHz Clock
J2	3	BNC Back Panel Connector		Coax	3MHz Clock Out
J2	4	BNC Back Panel Connector		Coax Shield	Ground
J1	С	Jl	D	Bus Wire	3MHz Clock for SYNC Counters
J1	F	J2	Н	B1ue	Group 1 Data
Ј2	7	BNC Back Panel Connector		Coax	Group 1 Data Out
Ј2	8	BNC Back Panel Connector		Coax Shield	Ground
Jl	6	J2	K	Blue	Group 2 Data
Ј2	9	BNC Back Panel Connector		Coax	Group 2 Data Out
J2	10	BNC Back Panel Connector		Coax Shield	Ground
J1	Н	Ј2	M	Blue	Group 3 Data
Ј2	11	BNC Back Panel Connector		Coax	Group 3 Data Out
Ј2	12	BNC Back Panel Connector		Coax Shield	Ground
J1	7	Ј2	P	B1ue	Group 4 Data
J2	13	BNC Back Panel Connector		Coax	Group 4 Data Out
J2	14	BNC Back Panel Connector		Coax Shield	Ground

BACKPLANE WIRE LIST - RECEIVER

FRO	<u>0M</u>	TO		COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
F/O Board Connector	7	Ј2	S	Violet	12Mbps Bíphase Data
F/O Board Connector	20	Ј2	υ	Violet	12Mbps Biphase Data
J2	5	BNC Back Panel Connector		Coax	F/O Receive Out
Ј2	6	BNC Back Panel Connector		Coax Shield	Ground
Ј2	17	Front Panel LED	Anode	Violet	Bitstream Indicator
Ј2	18	Front Panel LED	Cathode	Green	Bitstream Indicator
+5V Power  J1  J2  J3  J4  J5  J6  J7  J8  J9  J10  J11  J12  J13  +5V Power  J15  J16  J17  J18  J19  J20  J21  J22  J23  J24  J25  J26  J27  J1	1,2,A,B	J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 J21 J22 J23 J24 J25 J26 J27 J28  F/O Board Connector	1,2,A,B	Red Bus Wire	+5V
J15	1,2,A,B	Connector Front Panel LED	Anode	Red	+5V Indicator

BACKPLANE WIRE LIST - RECEIVER

FROM	TO		COLOR	SIGNAL
CONNECTOR PIN	CONNECTOR	PIN		
+7.5V Power Supply (+) J14 5 J13 J12 J11 J10 J9 J8 J7 J6 J5	J14 .113 J12 J11 J10 J9 J8 J7 J6 J5 J4	5	Orange Bus Wire	+7.5V
J4  +7.5V Power Supply (+)  J28  J27  J26  J25  J24  J23  J22  J21  J20  J19  J18  J17  J16  +7.5V Power Supply (S)  J16  5	J3 J28 J27 J26 J25 J24 J23 J22 J21 J20 J19 J18 J17 J16 J15 J15 Front Panel LED	5 Anode	Orange Bus Wire Orange Yellow	+7.5V +7.5V +7.5V Indicator
-7.5V Power Supply (-)  J14 E  J13  J12  J11  J10  J9  J8  J7  J6  J5  J4  -7.5V Power Supply (-)  J28  J27  J26  J25	J14 J13 J12 J11 J10 J9 J8 J7 J6 J5 J4 J3 J28 J27 J26 J25 J26	E	Blue Bus Wire Blue Bus Wire	-7.5V

BACKPLANE WIRE LIST - RECEIVER

FROM		TO		COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J25 J24 J23 J22	E	J24 J23 J22 J21	E	Blue Bus Wire	-7.5V
J21 J20 J19 J18		J20 J19 J18 J17			
J17 J16	ļ	J16 J15	. ↓	<b>↓</b>	
~7.5V Power	Supply (S)	J15	E	Blue	-7.5V
J16	E	Front Panel LED	Cathode	Red	-7.5V Indicator
J15	7	J3	7	Red	+3V
J3	1	Ј4	1	Bus Wire	1
J4	ŀ	<b>J</b> 5	Į.	Į.	
<b>J</b> 5	Ī	J6			
J6	<b>\</b>	J7	ł		İ
J7	į	J8	ł		- [
Ј8		J9			ľ
J9	1	J10	i		1
J10	i	J11	į	l l	
J11		J12	1		1
J12		J13	}	İ	j
J13		J14	Į.		ļ.
J15		J16	ļ		
<b>J1</b> 6		J17	j	ľ	
J17		J18	l		İ
J18		J19	[		
J19	l l	J20	1	1	1
J20	į	J21	į.		}
J21		J22	ļ		
J22		J23	ì		Ì
J23	į.	J24	ļ		
J24		J25	į		1
J25		J26	1	Ì	]
J26	į	J27	. ↓	<b>+</b>	<b>†</b>
J27	7	J28	Anada	Cmaan	+3V
J16	7	Front Panel LED	Anode	Green	Indicator
J15	Ĥ	Ј3	Ħ	Yellow	- 3V
J3		J4	İ	Bus Wire	1
J4	ľ	J5	Ì		]
<b>J</b> 5	ļ	<b>J</b> 6	1	Ţ	į,
<b>J</b> 6	<b>*</b>	J7	*	Ŧ	₹

BACKPLANE WIRE LIST - RECEIVER

FROM		<u>TO</u>		COLOR	SIGNAL
CONNECTOR	PIN	CONNECTOR	PIN		
J7	Н	18	Н	Yellow	-3V
J8	1	J9	1	Bus Wire	i
J9		J10	1	ì	
J10	1	J11	1	Ì	
J11		J12	Į.	i	1
J12	l l	J13		Į	
J13	1	J14	- 1	ł	
J14	1	<b>J</b> 15	j	j	
J15	1	J16	ì	1	l
J16	1	J17	}		į
J17	Ĺ	J18			1
J18	1	J19	Ì		
J19		J20			ļ
J20	j	J21	ľ		
J21	J	J22	1	j	
J22	,	J23	1	j	ì
J23	ļ	J24	{	1	}
J24		J25	L L	Į	Į.
J25	1	J26	Ī		i
J26		J27	]	1	ļ
J27	*	J28	• • • • •	<b>V</b>	*
J16	Н	Front Panel LED	Cathode	Blue	-3V Indicator
+15V Power Supply (+)		F/O Board Connector	3,16	Red	+15V
+15V Power Su	ipply (-)	F/O Board Connector	5,18	Blue	-15V
5V Power Supp	oly (-)	Ј1	21,22,Y,Z	Black	Ground
+7.5V Power S		J1	21,22,Y,Z		Ground
-7.5V Power S		J1	21,22,Y,Z	Black	Ground
J1	21,22,Y,Z	J2	21,22,Y,Z	Bus Wire	Ground
J2		J3	1		]
J3		J4	1	]	
J4		J5		J	
J5		J6	}	)	1
J6	}	J7		İ	ì
J7		J8	1	1	i i
J8	į.	J9	ļ		<b>,</b>
J9		J10	[	Į.	ļ
J10		J11	1	}	]
J11		J12	1	1	j
J12	I	J13	1	1	l
J13	√ 11. (~)	J14	) )1 )) V "	Diani.	Chaind
5V Power Supp		J15 J15	21,22,Y,Z 21,22,Y,Z	Black Black	Ground Ground
+7.5V Power S		J15			Ground
-7.5V Power Supply (+)		313	21,22,Y,Z	DIACK	Ground

### BACKPLANE WIRE LIST - RECEIVER

<u> 1</u>	TROM	T	$\overline{\mathfrak{o}}$	COLOR	SIGNAL		
CONNECTOR	PIN	CONNECTOR	PIN		•		
J15 J16 J17 J18 J19 J20 J21 J22 J23 J24 J25 J26	21,22,Y,Z	J16 J17 J18 J19 J20 J21 J22 J23 J24 J25 J26 J27	21,22,Y,Z	Bus Wire	Ground		
J27	<b>‡</b>	J28	1		1		
J15	21,22,Y,Z	Front Panel LED	Cathode	Black	+5V,+7V,+3V Indicator Ground		
J15	21,22,Y,Z	Front Panel LED	Anode	Black	-7V,-3V Indicator Ground		
J1	21,22,Y,Z	F/O Board Connector	9,K,22,Z	Black	Ground		
+15V Power	Supply Ground	F/O Board Connector	9, K, 22, Z	Black	Ground		

## BACKPLANE WIRE LIST - RECEIVER


1	FROM	<u>T0</u>	CABLE	OT ON -
CONNECTOR	PIN	BACK PANEL COUNECTOR	CADLL	SIGNAL
		TAKEL COMMECTOR		ANALOG OUT
J14	13	1A1	Coax*	1A1
J14	16	1A2	1	1A2
J14	19	1A3	1	1A3
J14	20	1A4	1	1A4
J13	13	1B1	i	181
J13	16	1B2		1B2
J13 J13	19	1B3	1	1B3
	20	1B4	ł	1B4
J12 J12	13	171	}	101
J12	16	1C2	j	1C2
J12 J12	19	1C3	ł	1C3
J11	20	1C4	}	1C4
	13	1D1	į.	1D1
J11	16	1D2	ſ	1D2
J11	19	1D3	}	1D3
J11	20	1D4	}	1D4
J10 J10	13	1E1		1E1
J10	16	1E2	1	1E2
J10	19	1E3	1	1E3
J9	20	1E4	ł	1E4
J9	13	1F1	}	1F1
J9	16	1 <b>F</b> 2	}	1F2
J8	19	1F3	<u> </u>	1F3
J8	13	2A1	1	2A1
J8	16	2A2	1	2A2
J8	19 20	2A3	1	2A3
J7	13	2A4	l	2A4
J7	16	2B1	j	2B1
J7	19	232	1	2 <b>B2</b>
J7	20	2B3	1	2B3
J6	13	2B4	- (	2B4
J6	16	2C1	ļ	2C1
J6	19	2C2		2C2
J6	20	203	i i	2C3
J5	13	204	İ	2C4
J5	16	2D1	{	2 <b>D</b> 1
J5	19	2D2	ı	2D2
J5	20	2D3	į	2D3
J4	13	2D4 2C1	}	2D4
J4	16		1	2E1
J4	19	2E2	1	2E2
J4	20	2E3 2E4	1	2E3
J3	13	2E4 2F1	ı	2E4
J3	16	2F1 2F2	1	2 <b>F</b> 1
J3	19	2F2 2F3	}	2F2
		213	+	2F3


<sup>\*</sup> Coax shields are connected only to the back panel connectors

BACKPLANE WIRE LIST - RECEIVER

FI	ROM	<u>TO</u>	CABLE	SIGNAL
CONNECTOR	PIN	BACK PANEL CONNECTOR		ANALOG OUT
J28	13	3A1	Coax*	3A1
J28	16	3A2	l	3A2
J28	19	3A3	1	3A3
J28	20	3A4		3A4
J27	13	3B1	ł	3B1
J27	16	<b>3B</b> 2	1	3B2
J27	19	3B3	1	3B3
J27	20	384	ì	3B4
J26	13	3C1	l	3C1
J26	16	3C2		3C2
J26	19	3C3		3C3
J26	20	3C4		3C4
J25	13	3D1	ı	3D1
J25	16	3D2	t	3D2
J25	19	3D3	]	3D3
J25	20	3D4	ŀ	3D4
J24	13	3E1	ļ	3E1
J24	16	3E2		3E2
J24	19	3E3	į.	3E3
J24	20	3E4	]	3E4
J23	13	3F1	ļ	3F1
J23	16	3F2		3F2
J23	19	3F3		3F3
J22	13	4A1		4A1
J22	16	4A2	1	4A2
J22	19	4A3	}	4A3
J22	20	4 <b>A</b> 4	J	4A4
J21	13	4B1	}	4B1
J21	16	4B2		4B2
J21	19	4B3	ţ	4B3
J21	20	4B4	1	4B4
J20	13	4C1	l	4C1
J20	16	4C2	1	4C2
J20	19	4C3	İ	4C3
J20	20	4C4	i i	4C4
J19	13	4D1	l	4D1 4D2
J19 J19	16	4D2	Í	4D2 4D3
J19 J19	19 20	4D3 4D4	i	4D4
J18	13	4D4 4E1	į.	4E1
J18	16	4E2		4E2
J18	19	4E2 4E3		4E2 4E3
J18	20	4E3 4E4	)	4E4
J17	13	4F1		4F1
J17	16	4F2	)	4F2
J17	19	4F3	ļ	4F3
· · · ·	± 3	-T.A. J	•	

<sup>\*</sup> Coax Shields are connected only to the back panel connectors.







<u>~</u>


Diagram 6.10 Layout of Coder, Decoder, and Demultiplexer Boards

## 6.11 SCHEMATICS


Desc	ription	Drawing Number				
1.	Coder Board	317-01-1				
2.	Decoder Board	317-02-1				
3.	Multiplexer Board	317-03-1				
4.	Demultiplexer Board	317-04-1				
5.	Line Driver-Transmitter	317-05-1				
6.	Line Driver-Receiver	317-06-1				
7.	±3 Volt Power Supply	317-07-1				
8.	Chassis Wiring - Transmitter	317-08-1				
9.	Chassis Wiring - Receiver	317-09-1				
10.	Fiber Optic Transmitter Board	317-10-1				
11.	Fiber Optic Receiver Board - Spectronics	317-11-1				
L2.	Fiber Optic Receiver Board - Maxlight	317-12-1				
13.	Fiber Optic Receiver Board - Meret	317-13-1				
L4.	Computer Interface Board	317-14-1				










.;





• ;




















The second secon







SECTION 7.0

REFERENCES

#### 7.0 REFERENCES

- Laser Diode Laboratories, Inc. "High Radiance, High Speed Etched Well Emitter with Fiber Pigtail for Fiber Optic Communications IRE 160 Series".
- Radiation Devices Company, Inc. "Fibercom TM Fed Series Fiberoptic Emitter Drivers".
- 3. Maxlight Optical Waveguide, Inc. "Model 6000 Receiver".
- 4. Meret, Inc. "Operation of Digital Skini-Dip Links".
- 5. Siliconix Incorporated Publications:
  - a. "CMOS μ-255 Law Codec Set (DF331A [Coder], DF332A or DF334A [Decoder])"
  - b. "Function/Application of the DF331/332 New Companding Converter Chip Set"
  - c. "Design Aid to Build a CODEC Evaluation Demonstrator with the DF331/DF332/DF334"
  - d. "Considerations for the Proper Filtering of Analog Signals in DF331/DF332/DF334 CODEC Converter Applications"
  - e. "Designing with codecs: know your A's and  $\mu$ 's"
  - f. "CODEC/Filter Level and Noise Measurements"
  - g. "Publications Index".

### 7.0 REFERENCES (Continued)

- 6. Spectronics, A Division of Honeywell, "Optoelectronic Components in Fiber Optic Receptacles, SPX 3180/SPX 3190 Series," 110-0199-000, 4-79.
- 7. Spectronics, A Division of Honeywell, "Fiber Optic Receiver Module, SPX 4141," 110-0229-000, 7-80.

APPENDIX



## **FIBERCOM**<sup>TM</sup>

FED - SERIES

FIBEROPTIC EMITTER DRIVERS


APRIL 1978



- LOW COST
- SMALL SIZE
- TTL COMPATIBLE
- OPERATION TO 25MBPS RZ
- 24 PIN DIP CONFIGURATION

The FED series is comprised of several LED drivers designed for fiberoptic use. Each requires only an emitter or emitter assembly and a 5 volt power supply to realize a complete TTL compatible fiberoptic transmitter. The units have either adjustable, or fixed and compensated drive currents. They are encapsulated in 24 pin dual-in-line plastic packages.

#### PINOUTS AND CONNECTION DIAGRAMS



RADIATION DEVICES CO., INC. ●P.O.BOX 8450 ● BALTIMORE, MD. 21234 U.S.A.●(301)628-2240

			SPECI	FICAT	0 N S	:						
	$\top$	FE	D-1D2	<del></del>				FED-	<u>D</u>			
PARAMETER !	MIN	<u>.</u> .	TYP.	MAX.			MIN.	TYP	·_	MAX.	UNITS	
Power Supply	4.5	;	5.0	5.5			4.5	5.0	)	5.5	ν	
Supply Current Input "l"			170	200				80	١	90	Αm	
Supply Current Input "O"			100	125				65	;	75	m <b>A</b>	
Peak Emitter Orive Current			100	300	- };			75	,		mA	
Electrical Risetime	- {		15	20	- 11			4		6	nsec	
Electrical Falltime	ĺ		.5	10				4		6	nsec	
Electrical Bandwidth	1		25		- 11			25			MHZ	
Optical Risetime	- }		55	60	- 11	l		>	EE		nsec	
Optical Falltime Optical Bandwidth	į		20	25	- { }			7.	8LE		nsec	
(-3dB @ Receiver)	1 10	,	16		- 11			1.4	965		MHZ	
Optical Bandwidth	''	,	, 0		- 11			RE	LOW		mm 2	
(0.5 Optical Power)	19	;	20		- 11	1		0.0	CO#		MHz	
Data Input	1 -			L load	- 11	l	2 sta	ndard	TTL	loads		
Temperature Range	1 ' '				- ()					. 5445		
(operating & storage	) (	)		70			0			70	°c	
FED-2D FED-30 FED-4D												
ĺ	MIN.	TYP.	MAX.	MIN.	TYF	<u>.</u>	MAX.	MIN.	TY	P. MAX.	UNITS	
Optical Risetime3		25	30	11	22		30	l	15	20	nsec	
Optical Falltime		20	25	{ }	18		25	1	14	20	nsec	
Optical Bandwidth			-•	11			- 1	l				
(-3dB @ Receiver)	15	20		]] 10	17		- 1	15	20		MHz	
Optical Bandwidth				<b>! !</b>			1	i				
(0.5 Optical Power)	20	25		115	20		لــــــــــــــــــــــــــــــــــــــ	20	25		MHz	
NOTES: 1. Test data was taken with the modules driving the following or similar light emitting diodes: FED-1D - FOE-3 with V <sub>f</sub> =1.7V and C <sub>O</sub> =150pf FED-2D - FOE-3 with V <sub>f</sub> =1.7V and C <sub>O</sub> =150pf FED-3D - FOE-1 with V <sub>f</sub> =1.3V and C <sub>O</sub> =100pf FED-4D - FOE-9 with V <sub>f</sub> =1.6V and C <sub>O</sub> =30pf  2. FED-1D has an internal limiting resistor which supplies a drive of 100mA (Figure 1). However, other drive currents may be externally set (Figure 2) up to 300mA maximum.  3. Certain types of LED's will exhibit slower risetimes at elevated temperature.												
	!	MECH	ANICA	LINFO	RMA	T 1 (	<u>N</u>					
#1 Pin At 1.245 Beveled Corner			79	95			ATERIA INISH:			lon UL al Blac	Rated 94V-	

RADIATION DEVICES CO..INC. ● P.O.BOX 8450 ● BALTIMORE, MD. 21234 U.S.A. ● (301)628-2240

#### OPERATING CONSIDERATIONS

#### STANDARD CONFIGURATION

The FED-ID is a general purpose driver which can be used with any emitter requiring any forward current to 300mA. Figure 1 shows the use of the 100mA internal limiting resistor while Figure 2 shows the connections necessary for using an external limiting resistor. FED-2D/3D/4D's are connected as shown in Figure 3 and have fixed drive currents of 75mA.

#### BYPASSING

Bypassing the power supply at the module with a 220uf capacitor may be necessary to minimize switching spikes on power supply lines.

#### STROBE (FED-ID ONLY)

The output may be disabled by pulling the strobe input (ITL compatible) low. If not used the strobe pin is left unterminated. The strobe function is useful where a single source of data must be linked to several selectable data sinks.

#### ADJUSTABLE CURRENT (FED-ID ONLY)

Figure 2 shows the connections for a forward diode current  $(I_f)$  other than 100mA. R) should be non-inductive, have an adequate power rating and be chosen so that If does not exceed the LED continuous forward current rating.

$$R_1 = Vcc - V_f$$
 and  $PD_{R1} = (Vcc - V_f)I_f$ 

where:

R<sub>1</sub> = load resistor (ohms) Vcc = power supply voltage (volts)

Vf = LED forward voltage @ If (volts)
If = LED forward current (amps)

PDR1 = power dissipation R1 (watts)

### SELECTION OF EMITTER


The FED-1D, being a general purpose driver, does not require careful matching of the emitter to the driver. However, LED's having large junction capacitances will exhibit slow risetimes which will produce a non-symmetrical light output when the FED-1D is driven by a square wave. The remaining modules in the FED series have equal rise and fall times and careful matching of the driver to the emitter will produce a symmetrical light output. Radiation Devices Co., Inc. will be happy to assist in the selection of the proper driver or reconfigure the output circuity of the FED modules to match any emitter.

#### ACCESSORIES

FIBERCOM<sup>TM</sup> FOT terminals, which accept FIBERCOM<sup>TM</sup> FOC cable assemblies, may be used with metal cased TO-5 and TO-18 or T-1 3/4 plastic encapsulated devices. Complete emitter assemblies matching the characteristics of the FED series modules are available as the FIBERCOM<sup>TM</sup> FOE series.

RADIATION DEVICES CO., INC. ● P.O.BOX 8450 ● BALTIMORE, MD. 21234 U.S.A. ● (301)628-2240

		09 481 SSIFIE	FIB	ECTS TEGEN OPTION OF THE PERSO	CODEC	LINK (	FOCOL).	VOLUME HOSS	A 2 - M/ 747F-2	NUAL ( (	u) 001-79-	F/6 1 C-0021 NL	7/2	
	ä	2:-2 2:-2												2
				r-	F									
			·											
END Note Hunds 							DATE FILMED							



#### MODEL 6000 RECEIVER

#### FUNCTIONAL DESCRIPTION

A block diagram of the Model 6000 Receiver is shown in Figure 3. The receiver contains a pigtailed detector, a pre-amplifier, post amplifier/regenerator and ECL/TTL translator and buffers.

The detector used in the Model 6000 Receiver is a silicon PIN photodiode, which is operated in the photoconductive (current) mode with a reverse bias of about 9 volts. At 850um, the operating wavelength of the GaAlAs LED used in the Transmitter, the responsivity of the detector is typically between 0.5 and 0.55 A/W.

The detector is interfaced to an AMP fiber optic connector via a pigtail of Maxlight SC-300B PCS fiber. The use of this large core (300um) large NA (.41) fiber assures compatibility of the receiver with 200um core PCS fibers with virtually no interconnection losses (less than .5dB without index matching). Maxlight uses its FIBERSLEEVE<sup>TM</sup> for mating the fiber to the AMP connector, thus avoiding the common problems of "punch through" and centering that plague other PCS connection techniques.

The photoinduced current provided by the detector is amplified and converted into a voltage signal by a transimpedance amplifier. transimpedance amplifier is a low noise amplifier with a feedback resistor of  $22k\Omega$  shunted by approximately .17pF. To the first order the value of  $R_f$  determines the gain and bandoth of the pre-amp. The combination of the detector and transimpedance amplifier yields an output of approximately 10mv per microwatt. Since the noise limited performance of the amplifier is less than .5uw, detector leakage current and DC amplifier drift due to temperature, power supply, and component aging become significant with respect to the desired signal. Therefore, the transimpedance amplifier is capacitively coupled to the post amplifier to eliminate these effects. One consequence of this AC coupling technique is that the DC level of the output side of the capacitor is a function of the duty cycle of the received signal. This ordinarily necessitates an AGC circuit and variable threshold comparator in order to maintain the optimum (mid value) threshold for all amplitudes of received signals. In the Model 6000 Receiver, the threshold is fixed and is adjusted to be mid value for 50% duty cycle signals. This approach avoids the complexity and attendant problems associated with the AGC approach. Another consequence of AC coupling with the threshold adjusted to mid value (essentially DC ground plus or minus bias currents) is that there is some minimum signaling rate as well as some minimum average amplitude which must be maintained or the capacitor will be discharged to a level within the uncertainity region of the regenerator and noise will be generated on the outputs. The noise is manifested as edge or phase jitter.

The post amplifier/regenerator increases the amplitude of the signal from the transimpedance amplifier to a usable level and then regenerates the edges essentially by comparison to a fixed voltage threshold (0.0v).

The post amp/regenerator is followed by translators/buffers that convert the signal into standard logic family levels, namely ECL and TTL. Both inverting and noninverting outputs are provided in ECL and TTL compatible formats enabling the driving of differential inputs at the user's interface. The ECL signals are internally pulled down to -5v through  $510\,\Omega$  resistors so that no external pulldown is required.  $50\Omega$  lines can be driven with the ECL outputs by AC coupling into the coaxial line and terminating with  $50\Omega$  at the user's interface. The TTL outputs are industry compatible and will drive 10 standard TTL loads.

#### INSTALLATION

All power and signal connections for the receiver are accessable at the pins underneath the unit. These pins are 0.018 inches in diameter and will plug into a universal wire wrap board or alternatively the unit may be mounted on the user's PC board. In applications where the unit is mounted other than top up or in applications with excessive vibration, it is recommended that the unit be physically secured by means other than the electrical pins. This may include nylon cable ties or spot tie cord around the unit and PC mounting board, or alternatively 2 screws may be removed from the bottom cover and replaced with 2-56 screws which pass through the PC mounting board and secure the unit to the board.

#### ELECTRICAL CONNECTIONS

The recommended connections for operation of the Model 6000 Receiver are shown in Figure 4'..). In this configuration, the user supplies ±8vdc to ±15vdc, and the receiver's internal regulators provide the required ±5vdc. While this implementation dissipates somewhat more power, it is preferred where possible because of the isolation afforded the sensitive, low level amplifier circuits.

Figure 4(b) illustrates the connection required for operation from externally regulated +5v, -5.2v supplies. Additional components are necessary to insure that the front end is minimally affected by power supply noise or transients. These components should be mounted as close as physically possible to the respective pins and the load length kept very short.


#### GROUNDING AND SHIEDLING CONSIDERATIONS

Great care has been taken to insure that the receiver circuitry is completely shielded from external E/M interference. The top and bottom covers have been sealed to the nickel plated housing with a conductive elastomer, and should not be removed. In order for the shielding to be effective, it is very important that good grounding techniques be used (I.E. #26 AWG wire as short as possible). Case ground and signal ground have been internally connected to provide the best necessary shielding.


#### THERMAL CONSIDERATIONS

The circuitry in the receiver is mounted over a 0.031 inch thick copper heat sink which is thermally attached to the nickel plated housing. This technique provides minimum thermal resistance to the ambient which allows efficient removal of waste energy. The operation of the receiver is specified over a case temperature of -20 to +50° C, so that in some circumstances additional heat sinking and/or forced air cooling may be required to maintain the case temperature below 50° C. In particular, mounting adjacent to other large heat dissipating components or in small inclosed areas is not recommended unless consideration is given to removal of excess heat.


# MODEL 6000 RECEIVER BLOCK DIAGRAM FIGURE 3



## MODEL 6000 ELECTRICAL CONNECTIONS FIGURE 4



#### (a) INTERNALLY REGULATED



(b) EXTERNALLY REGULATED

#### INTERFACE CONSIDERATIONS

The Model 5000/6000 System essentially transfers binary digital information which is Intensity Modulated (IM) whereby the optical carrier is set to a maximum intensity to represent one binary state ("1" or "mark") and a minimum intensity to represent the other binary state ("0" or "space"). The data which is presented to the transmitter to be intensity modulated must be encoded by the user in such a manner so as to insure the average intensity is  $\frac{1}{2}$  ( $I_{\rm max}+I_{\rm min}$ ), that is to say the data stream must have a 50% duty cycle. Max11qht recommends that phase or frequency coding techniques be used with the Model 5000/6000 Systems. These include Bi-Phase L, Bi-Phase M, Bi-Phase S, Frequency Shift Code and Frequency Shift Keying. The other techniques described either do not have 50% duty factor or require three levels of Intensity Modulation.

Considerable effort has been expended in developing suitable coding techniques for the transmission and storage of binary digital information. Individual industries have evolved preferred techniques to meet their particular requirements in the most cost effective manner. For example, the telecommunication industry uses Non-Return to Zero (NRZ) techniques and bipolar codes for most of their digital lines, while the magnetic recording industry has generally used NRZ or Phase Encoding (PE) schemes. Figure 5 illustrates some of the more commonly used codes.

In the NRZ(L) coding scheme, a binary "1" is represented by a high level, while a binary "0" is represented by a low level. In the NRZ(M) method, a level change is used to indicate a "1" (mark) and no level change for a "0"; the NRZ(S) scheme is the same as NRZ(M) except that a level change is used to describe "0" (space) and the absence of a level change for a "1". Both of these examples of the more general classification of NRZ(I) in which an inversion (level change) is used to represent one of the binary digits and no inversion delineates the other binary state. The NRZM and NRZS codes are an effort to create transitions during long streams of either all ones or zeros, respectively. Other methods, not shown in the figure, to provide transitions periodically include group coded recording (GCR) techniques in which a group of N bits in the original NRZL data stream are encoded to an M bit data stream such that there is never more than two consecutive zeros or ones, which simplifies clock decoding; however, a penalty is paid in bandwidth requirements.

The Non-Return to Zero representations allow maximum use of available bandwidth, but not without limitations. A clock must be regenerated at the receiving end, generally accomplished by phase lock loop (PLL) techniques or by synchronizing an accurate high speed clock to a start bit. NRZ inherently has a DC level which must be transmitted or restored, and for optimum recovery of the data at the receiver the comparator threshold must be variable.

Return to Zero(RZ) coding represents a "1" by a change to the high level for one half of the bit interval, after which the level returns to the low value for the remaining one half bit interval. A zero is indicated by no change, i.e. the low level. This technique breaks up long sequences of ones but requires twice the bandwidth of NRZL in the worse case (all 1's).

In the Manchester (Bi-Phase Level) code, a "1" is represented by a high to low level transition at the center of the bit interval, while a zero is represented by a low to high level transition. Alternatively, Manchester may be viewed as one bit-two bit (1B2B) GCR technique whereby a one is represented by a "10" and a zero is represented by a "01". In the Bi-Phase Mark (Bi-Ø-M) method, a similar symmetrical representation is used except that a "1" is indicated by no phase reversal. Bi-Phase-M is equivalent to Manchester encoding of the NRZM data. In Bi-Phase Space (Bi-Ø-S) representation, a zero is indicated by a phase reversal with respect to the previous bit's phase and a one is described by no phase reversal, this is identical to Manchester encoding of NRZS data.

The PE techniques eliminate the variations in the average (DC) value because of their symmetry and since there is at least one transition per bit interval PE is inherently self clocking. Compared with NRZ, though, the phase encoding schemes require twice as much frequency response in the worse case. The worse case for Manchester is for a data stream of all 1's or all 0's, while the Bi-Phase-M worse case is realized by all zeros and worse case for Bi-Phase-S is all ones.

Frequency Shift Code (FSC) is a form of frequency modulation, whereby a "l" is represented by a frequency equal to the bit rate, while an "0" is indicated by a frequency equal to half of the bit rate. FSC is similar to Manchester except that Manchester uses the direction of the center bit transition to indicate the binary data, while in FSC any center bit transition indicates a one and no transition represents a zero. The worse case pattern for FSC is all ones, while the best case data stream is all zeros.

Frequency Shift Keying (FSK) is an extention of FSC in which two frequencies, both of which are greater than the data rate, are "keyed" or gated depending on the binary data value. The example shown in the figure represents a "l" by a frequency equal to twice the bit rate and a "0" by a frequency equal to the bit rate. Both the FSC and FSK coding techniques have 50% duty factors provided that the frequencies used involve multiples of the bit rate to insure that only full cycles of each frequency are included in the encoded data stream.


Pulse Position Modulation (PPM) is a code in which the beginning of each bit interval is marked by a pulse, and a "l" is represented by another pulse 1/3 of a bit interval later, while a "0" is represented by a pulse 2/3 of a bit interval after the sync pulse. PPM code has a constant duty factor which is not necessarily equal to 50%. There is no worse case data pattern for this type of code.


Pulse Width Modulation (PWM) is a code whereby the beginning of the bit is marked by a positive transitions and a one is represented by a return to the low level after 1/3 of a bit interval and a zero is represented by return to low level after 2/3 of a bit interval. The average or DC value of PWM is dependent on the data pattern. The bandwidth required for PWM is essentially constant regardless of the binary data pattern.

In the return to bias (RB) method, three levels are used "0", "1", and a bias level. The bias level may be chosen either below or between the other two levels (it may be zero reference as shown in the figure). The waveform returns to the bias level during the last half of the bit interval. The RB method has an advantage in being self clocking, since the clock is easily derived using an absolute value generator. However, the average value of the waveform depends on the particular proportion of ones and zeros present in the data stream. The RB representation also takes more bandwidth than necessary and it uses three levels.

In Alternate Mark Inversion (AMI) the first binary one is represented by a "+1", the second by a "-1", the third by "+1", etc. The AMI representation is easily derived from a RZ binary code by alternately inverting the ones. It has zero average value and is widely used in telephone PCM systems.

Split Phase Bi-Polar (SPBP) is a Bi-Polar version of Bi-Phase-L. The clock is very easily derived from SPBP code and has the advantage of having a 50% duty factor. However, this code requires excessive bandwidth and utilizes three levels.







Specialists in Optical Communications

Applications Note: Operation of Digital Skini-DIP Links

#### 1. General

MERET Skini-Discoptical data links (MDL4700-SKP Series, digital) comprise high-injection efficiency IR-LED's with integral drivers, and PIN photodiodes with two cascaded transimpedance amplifiers.

#### Transmitter

Skini-DIP links with digital transmitters are TTL-compatible, emitting light at logic "0" levels, and turning off at logic "1" levels. One external resistor is required to limit the forward current through the LED. This resistor,  $R_{\rm ext}$ , should be in the range of 200 to 1000, for a bias voltage of +5V. (A recommended value is  $75\Omega$  low forward current ensured long LED lifetime). It is necessary for the forward LED bias voltage to be extremely well by passed; that is, a  $\underline{15} \mu F$  capacitor should be placed from the power supply to ground, directly at the connection to  $R_{\rm ext}$ .

Pin 10 (+5V supply to Tit arriver) and  $R_{\rm ext}$  may be connected to a common +5V. Note that no connections are necessary to pin 3 (LED cathode), which may be used as a converient test point for checking operation of the driver.

If the digital transmitter is to be operated under conditions where average current drain is in excess of 50 mA, the unit should be operated with the neat sink attached. (The U-shaped heat sink slips over the too of the Skini-DIP package. The flange may be used for mounting to a PC board if desired). Note that average current, and thus, power dissipation, is a function of three variables: forward bias voltage, duty cycle of input signal, and Rext. Therefore, if an average 50% duty cycle signal is applied to the input, and the bias voltage is +5V through  $R_{\rm ext}$  of 500 of less. 3 heat sink should be used (see Fig. 4 on MDL4777-SKP data sheet).

#### 3. Receiv

Skini-DIP representations utilize PIN photodiodes coupled to two cascaded amplifiers and the property of the p

Receiver gain may 23 /aried by attaching an external resistor between pins / 3 and 10. (Gain is factory set atX1.6 with internal coupling resistor equal to 5k 2). Second stage gain is described by the equation

$$G = \frac{8K\Omega}{Rc}$$

where Rc, the coupling resistance can be found by  $\frac{1}{RC}$  =  $\frac{1}{5000}$  -  $\frac{1}{Rext}$ 

■1815 - 24th Street, Santa Monica, Ca. 90404 • (213) 828-7496 • TELEX: 65-2468 SNM =

### page 2: Applications Note (Digital Skini-DIP Links,

The first stage output gives a responsivity of 4 mV/uW at 900 nm.

Digital receivers are supplied with a 13008 signal processor (in standard DIP) which restores the output to TTL levels. Signal output is taken from pin 7 of the Skint-DIP through a Cluf tapacitor, and into pin 1 of the i3006 signal processor. The 13008 operates on an edge-triggering scheme so that the signal may be coupled through a capacitor without losing the capability of responding to DC or low frequency signals. Thresholds are typically 30 mV.

An external resistor (Rext) is required between pins 4 and 13 of the 13008. Its purpose is to drop the +12 supply voltage at pin 13 to a +5V supply at pin 4. This resistor should be in the range of 175 to 2000. An external zeror diode (such as a 185203) may be inserted inplace of the resistor to provide a product voltage drop to pin 4. Note that both units can be operated on the name +12V supply line since the Skini-DIP and the 13008 signal processor nave internal decoupling circuits. Pin 4 of the Skini-DIP and pin 13 of signal processor should be tied in common to the +12V supply line.

All supply voltages to the 13008 must be fairly "clean" to avoid false triggering. If there is noise on the supply lines, a .01uf capacitor to ground is recommended for by passing the supply voltages at pins 2,4 and 13 of the 13008.

## Adivision of Honeywell

#### **FIBER OPTIC RECEIVER MODULE**

## **FEATURES**

- 10K bits to 10M bit/sec data rates (Manchester)
- No shielding required
- Couples to wide variety of fibers
- Operation on single 5V supply
- Wide dynamic range (28dB)
- Versatile mounting options
- TTL compatible output
  Matched to SPX 4140 Transmitter Module


#### DESCRIPTION

The SPX 4141 receiver module comprises a complete optical receiver for digital point-to point data transmission systems. Input data must be encoded such that its short-term average value is constant, and average duty cycle is fifty percent. Typical implementations of basic Manchester encoding will meet these conditions although certain other coding and formatting options are


also satisfactory.

The receiver's PIN diode is integrated into an SMA style optical connector and efficiently couples to a wide variety of plastic or glass fibers. Peak responsivity occurs at 820nm.

Full internal power supply regulation and automatic gain control is provided allowing adjustment-free operation over the full operating temperature range. The output is TTL buffered for direct logic interface.



#### **PACKAGE CONFIGURATION**




#### **ABSOLUTE MAXIMUM RATINGS**

SPX 4141

Storage Temperature -55°to +150°C Case Operating Temperature, TC Lead Solder Temperature 0 to 95°C 260°C (10 seconds) Supply Voltage, V<sub>CC</sub> 7 Volts

Detector Bias Supply 30 Volts



#### **OPERATING CONDITIONS**

PARAMETER	SYMBOL	Min	Max	UNITS
Case Temperature	Τc	0	95°	•c
Supply Voltage	Vcc	4.75	5.25	Volts
Logic Output Terminal Loading <sup>5</sup>	lo		16	mA
Average Input Power SPX4141-1	P.4	.700	250	μW
SPX4141-2	1 1	.400	250	μW
Detector Bias	VBIAS	4.75	25	Volts

NOTES:

5. The receiver output will drive 10 TTL loads but the sensitivity of the receiver is reduced as the load is increased from 2 TTL loads and will no longer operate at the specified minimum average optical input power (Pi).


#### **ELECTRO-OPTICAL CHARACTERISTICS**

PARAMETER	SYMBOL	Min	Тур	Max	UNITS
High Level Logic Output Voltage	V <sub>ОН</sub>	2.4			Voits
Low Level Logic Output Voltage	VOL			4	Volts
Short Circuit Logic Output	losc			-55	mA
Supply Current	lcc		48	55	mA
Logic Output Delay Time <sup>2</sup> , <sup>3</sup> Low-to-High High-to-Low	<sup>†</sup> D(L-H) <sup>†</sup> D(H-L)	5 5	30 30	50 50	ns ns
Logic Output Transition Time Low-to-High High-to-Low	tr te		7 2	10 10	ns
Logic Output Pulse Width Distortion <sup>2</sup>	t <sub>D(L-H)</sub> -t <sub>D(H-L)</sub>		0	7	ns
Logic Output Edge Jitter				3	ns


- OFTEE
  Specified current flows during momentary connection to GND while input
  conditions are such that output would be at V<sub>OH</sub>
  Values specified are averlages for a periodic signal
  Delay intes decrease with increasing input optical power
  Input power at 10Mb/s (Manchester)
  for specified edge siter

SYMBOL	Min	Тур	Max	UNITS
			300	μm
NA			25	
λρ		820		nm
	NA NA	<del> </del>	NA .	NA 25

#### SWITCHING WAVEFORMS



#### TEST LOAD CIRCUIT



## APPLICATION RECOMMENDATIONS

#### **Mounting Considerations**

#### P.C. Board Mounting

No special shielding is needed except the mounting screws should be used to hold the module to the printed circuit board and these mounting screws should be grounded to the printed circuit board ground.

Warning
Care should be taken that the mounting screws do not extend into the module beyond the maximum allowed penetration depth of .060 inches, Damage may result to components inside module if penetration is beyond the maximum allowed penetration depth.
TTL GND and GND pins should be tied

together at pins on the printed circuit board.

Panel Mounting

Recommended maximum panel thickness,

125" Inside the receiver module, the ground is tied to the module metal housing. If a number of receiver modules are panel mounted a ground loop problem may exist. To avoid this problem the receiver module should be electrically isolated from the panel with insulating washers to avoid ground loops.

Adivision of Honeywell

830 E: Arapaho, Richardson, Texas 75081 (214) 234-4271 Telex 73—0890

110 - 0229 - 000 Printed in U.S.A. 7-80

## OPTOELECTRONIC COMPONENTS IN FIBER OPTIC RECEPTACLES

#### **FEATURES**

- Precision SMA-type interface for efficient coupling
- Comprehensive selection of device types available
- Compatible with single and multifiber cables
- · Component electrically isolated from case
- · Recessed back for socket clearance

#### DESCRIPTION

The SPX 3180 and 3190 series consists of two types of Amphenoi 905 precision optical receptacles with a permanently mounted LED or photosensor The receptacles are easily priotosersor her receptacles are easily mounted on a module case, enclosure panel, or printed circuit board. The units provide electro-optical signal conversion in a fiber optic data link or data his system. Both receptacles are plated for good heat sinking, shielding and dimensional stability.

# DEVICES AVAILABLE FOR INTEGRATION INTO RECEPTACLES: LED's SE 1450 SE 3352 Single Fiber LED SE 3353 Bundle Fiber LED

Photosensors
SD 1420 Photodiode

SD 3478 PIN photodiode SD 1440 Phototransistor

SD 1410 Photodarlington SD 3322 PIN photodiode SD 3323 DC/1 MHz Detector

SD 3324 Schmitt Detector

#### **ABSOLUTE MAXIMUM RATINGS**

(T<sub>CASE</sub> = 25°C unless otherwise specified)





#### SPX-3180, 3190


_	. J		2	3	4	5	6	•		9	UNITS
Storage Temperature	- 65: + 100	40/ • 150	90/ • 125	55/ + 150	65/ • - 25	40. • 100	65/ + 150	65 + 50	40 + 5u	-40 • • • • • • • • • • • • • • • • • • •	٠c
Operating Temperature	65/+130	401 • 85	)/ • 70	65/ • 125	65/+125	+   + + =0 	65. • 125	65 • 10	-40 + 85	-40: • 125	• :
Peak furward Current	20	140						1	50		-4
Reverse 70'1age	5		+4 5/ +16 0	450	.80	.5	<u></u> 50	-6		x	. OL "S
Power Dissipation	1	-	100	-		·50	50	50			~₩

#### TYPICAL ELECTRICAL/OPTICAL CHARACTERISTICS (T<sub>embert</sub> = 25°C)

DEVICE NO.	POWER COUPLED TO FIBER	TEST CONDITION	SOLID FIBER DIAMETER
SPX 3180, 3190	0.1 mW	l <sub>1</sub> = 50 mA, NA = 66	1 14 mm
SPX 3181, 3191	0.7 mW	l <sub>1</sub> = 100 mA, NA = 24	1 14 mm
SPX 3188, 3198	100µW	I <sub>t</sub> = 100 mA, NA = 34	100 µm

DEVICE NO.	LIGHT CURRENT	TEST CONDITION	SOLID FIBER DIAMETER
SPX 3183, 3193	8 μΑ	P <sub>i</sub> = 50 µW, NA = 66	1 14 mm
SPX 3184, 3194	25 µA	P = 50 µW, NA = 24	1 14 mm
SPX 3186, 3196	2 mA	P. = 50 µW, NA = 66. V = 5V. CE	1 14mm
SPX 3187, 3197	8 mA	P. = 50 µW, NA = 66. 5 = V, CE	1 14mm
SPX 3189, 3199	12µA	P. = 50 µW. NA = 34	100 µm

#### PACKAGE OUTLINES



11 10 DIA MAX

246 19.41 8.4 — 3.6 (2MOLES)

ORDERING INFORMATION

Select the device best suited for the particular application based on parameters shown in this data sheet and in component data sheets. Detailed characteristics for the available opto devices are listed in separate data sheets. Contact your Spectronics representative for this information. To order receptacles, complete part numbers are determined as follows:

#### SPX-XXXX-YYY

UNMOUNTED COMPONENT	MOUNTED COMPONENT ASSEMBLY		
	Flange Mount	PC Mount	
SE-1450 LED	SPX 3180	3190	
SE-3353 Bundle LED	3181	3191	
SD-3324 Schmitt Detector	3182	3192	
SD-1420 Photodiode	3183	3193	
SD-3478 PIN Photodiode	3184	3194	
SD-3323 DC/1 MHz Detector	3185	3195	
SD-1440 Phototransistor	3186	3196	
SD-1410 Photodarlington	3187	3197	
SD-3352 Single Fiber LED	3188	3198	
SD-3322 PIN Photodiode	3189	3199	

#### CABLES

Spectronics also has available five types of fiber optic cables in user specified lengths, terminated in 905 compatible connectors. The part numbers for these cables are determined as follows:

CABLE TYPE	SPX PART NO.
ITT T433	SPX-4029-XYZ Note
Galileo Galite 2000 type 200T	SPX-3131-XYZ Note
ITT T485	SPX-4539-XYZ Note
Siecor # 142 (single fiber)	SPX-3582-XYZ Note
Siecor # 133	SPX-4577-XYZ Note

For pricing information, contact a Spectronics representative.

**NOTE:** XYZ specifies length where XY are significant digits in centimeters and Z is power of ten multiplier

ORDERING INFORMATION

Dash numbers (YYY) are the same as those assigned to the component mounted in receptacle. Assemblies should be ordered with dash number of desired component

**EXAMPLE:**An SE 3352-003 mounted in a flange receptacle would be ordered as an SPX 3188-003

A PROPERTY OF THE PARTY OF THE PARTY OF







240  $\mu\text{W}$  TYPICAL OPTICAL POWER IN THE CORE OF THE FIBER PIGTAIL 40 MHZ OPTICAL POWER BANDWIDTH 820 nm PEAK EMISSION WAVELENGTH CUSTOM DEVICES AVAILABLE

Characteristics	٨	Maximum	Ratings	al	27°C


		Symbol	Min.	Тур	Max.	Units
Total Optical Power Out	put at 100 MA D.C.					
(Power into Fiber Core	' IRE-160	Po	200	300		μW
with Cladding Modes Stripped)	" IRE-160FA	Poriber	180	240	_ ***	u W
	*** IRE-160FB	Poriber	40	50		μW
Forward Current	D.C.	I <sub>oc</sub>		100	150	ma
	Pulsed (1μ sec, 10 <sup>5</sup> PRF)	I <sub>PM</sub>			750	ma
Voltage Fo	rward at 100 MA D.C.	V <sub>F</sub>		2.0		volts
Re	everse	Va			3.0	volts
Peak Wavelength of Em	NSSION	ΛP	see below	820	see below	nm
Spectral Width (50% po	ints)	7.		40		nm
Bandwidth — Optical Po				40	•	MHz
Rise Time of Optical Flux		T <sub>R</sub>		14	20	ns
Operating & Storage Temperature		T <sub>c</sub>	-40		- 85	C


HRE-160 — Without Fiber Pigitall with Exposed Emitting Surface into 17. Half Angle

HRE-160FA — With 0.48NA 100µm Core 125µm O.D. Step Index all Glass Fiber Pigitall

HRE-160FB — With 0.22 NA 55µm Core 125µm O.D. Graded Index

ali Glass Fiber Pigtari Wavelength Selection Standard wavelength is between 805 nm and 835 nm Wavelengths from 790 nm to 880 nm are available on special order





1	SYMBOL	INCHES	MILLIMETERS
-		TYP	TYP
-	A	225	5 71
ì	8	875	22 22
- 1	С	185	4 69
- [	D	060	1 52
- 1	ε	275	6 98
1	F	005	12
ſ	G	115	2 92
i	н	500	12 70
;	1	330	8 38
	J	12 00	304 80
	ĸ	1 00	25 40
,	L	155	3.93
	м	098	2.48
;	N	040	1 01
_	0	006	125

Laser Diode Laboratories. Inc. reserves the right to make such changes at any time as deemed practical and or necessary to improve design and to supply the best possible product.

Information provided is believed at this time to be accurate and reliable. No responsibility is assumed for its use, nor for any infringements on the rights of others



LABORATORIES. INC

1130 Somerset Street. New Brunswick, New Jersey 08901

Tel: 201-249-7000 • TWX: 710-998-0597 • A Subsidiary of VALTEC Corporation

LD-579-R

## CMOS $\mu$ -255 law **CODEC** set designed for . . .

Æ Siliconix

- Channel Banks
- Central Offices and PABXs
- Microprocessor Interface
- Remote Data Acquisition Systems
- Audio Delay Lines

#### BENEFITS

- Minimizes System Power Requirements
  - Standby Power 11 mW Typ
  - Typical Power 80 mW
- Reduces External Component Requirements
- Reduces System Costs
- · Easily Interfaced
- Eliminates Channel Crosstalk Problems
- Eliminates External Signalling Logic
- No External Zero Code Suppression Required
- Reduced System Noise Problems
- No External Sample and Hold or MUX Required
- No Additional Logic Required for Extended **Bandwidth Applications** 
  - 9 3.5 to 9 KHz Bandwidth Possible With Clock Frequency From 1.25 to 3.0 MHz

#### DESCRIME JAY

The Diff31A wedget is an A/D converter which has a transfer characteristic conforming to the telecommunication industry μ-2.35 raw. Its epunterpart, the DF332A or DF334A (decoder) is a D/A converter which also conforms to the μ-255 law.

Together the DF331A and DF332A or DF331A and DF334A form a CODEC (coder-decoder set) which is designed to meet the needs of the telecommunications industry for per channel voice frequency CODECs used in PCM Channel Bank and SX systems. Digital output and input of the coder and decoder is in serial format. Actual transmission and reception of 8-bit data words containing the analog information is typically done at a 1.544 megabit/sec rate with analog signal sampling occurring at an 8 KHz rate. A sync pulse input pin is provided for synchronizing transmission and reception of multichannel information being multiplexed over a single transmission line. The DF332A and DF334A differ in the output device for the A/B signal output pins, refer to the Functional Description. The devices have TTL logic input levels of 0.6 V and 3.4 V that are compatible with TTL logic using a pullup resistor to +5 V, they directly interface to CMOS logic.

### **FUNCTIONAL BLOCK DIAGRAMS** PIN CONFIGURATIONS **Dual In-Line Pack** • • • • • • PLASTIC DIP ORDER NUMBER: DF331ACJ SEE PACKAGE 7 CERAMIC DIP DF331A ORDER NUMBER: DF331ACP SEE PACKAGE 11 **Dual In-Line Package** 04 1354 04 1364 PLASTIC DIP ORDER NUMBER: DF332ACJ, DF334ACJ SEE PACKAGE 7 CERAMIC DIP DF332A, DF334A ORDER NUMBER: DESIZACE DESIGNACE SEE PACKAGE 11 Figure 1

© 1979 Siliconia incorporated

B ...

## ABSOLUTE MAXIMUM RATINGS

$V_{in}$ (Digital Inputs) . $-0.3 \text{ V} < V_{in} < +V +0.3 \text{ V}$	Vo (Digital Output) DF331A, DF334A0.3V≤Vo≤15V
$V_{in}$ (Analog Inputs) $-V$ -0.3 V, $\leq V_{in} \leq +V +0.3$ V	$V_{A/B}$ Signal Out DF332A +V+0.3 V $\geq$ $V_o \geq$ -7.5 V
+V 0 < +V < 11 V	Operating Temperature
-V	Storage Temperature55 to +125°C
+V <sub>ref</sub>	Power Dissipation
-V <sub>ref</sub> V ≤ -V <sub>ref</sub> ≤ +V	Derate 6.5 mW/°C above 25°C

Absolute Maximum Ratings are stress limits only. Exceeding these limits may cause device damage. Electrical Characteristics define the functional operating limits.

#### **ELECTRICAL CHARACTERISTICS**

All DC parameters are 100% tested at 25°C. Lots are sample-tested for AC parameters to assure conformance with specifications.

		\			TA = 25°C			Test Conditions, See Note 2 Clock = 1.544 MHz, Sample Rate = 8 KH		
			Characteristic	Min	Typ Note 1	Mex	Unit	+V = 7.5 V, -V <sub>ref</sub>	-3.0 V, -V = -7.5 1 - 820 Ω, CL = 12.5 s	
DC	Cher	actoristics DF33	1A (Coder)							
╝	٦	fin (Analog)	Analog Input Current		0.5		mA	See Note 3		
2		Int (Clock)	Clock Input Low Current		-0.1	-100		V • 0		
3	N	I <sub>INL</sub> (Sync)	Sync Input Law Current		-0.1	-100	na l	VIN = 0		
4	ני (	I <sub>InH</sub> (Clock)	Clock Input High Current		0.1	100	] "^	V <sub>IN</sub> = 7.5 V		
5	7	I <sub>INH</sub> (Sync)	Sync Input High Current		0.2	100				
6	s	R <sub>in</sub> (Analog)	Analog Input Series Resistance		1		ΚΩ	Breezes During Same	stree Time Onto	
7	[	C <sub>IR</sub> (Analog)	Analog Input Series Capacitance		200		ρF	Present During Sampling Time Only		
8		Voffset	Analog Input Offset Voltage		5	10	m۷			
9		Co (Digital)	Digital Output Capacitance		3		ρF	V <sub>0</sub> = 7.5 V		
0	ŭ	VOL.	Digital Output Low Voltage		0.3	0.5	\ \	IOL = 3 mA		
1	T	VOH (max)	Digital Output High Voltage			12	]	I <sub>OH</sub> = 10 μA		
2		1*	Positive Supply Current		2.5	6		Clock = 1.544 MHz Sample Rate = 8 KHz		
3	s	ı <sup>-</sup>	Negative Supply Current		-2	-6	]			
4	ຳ	I stdby	Standby Positive Supply Current		0.6		mA	Analog Ground (Pin 3) Open		
5	P	stdby	Standby Negative Supply Current		-0.05		]	Analog Ground (Pin	3) Open	
6	Ĺ		Supply Tolerance		:10		%			
7	۷ [	i <sub>ref</sub> +	Positive Reference Current		3.5				S N 2	
8	- 1	lref	Negative Reference Current		-3.5		Αμ	Average Current	See Note 3	
AC.	Cha	rectoristies DF33	1A (Coder)					-		
9	T	(t <sub>ds</sub> )	Sync to Clock Delay Time			100				
9	, t	<sup>t</sup> d(on)	Digital Output to Sync Delay Time		75	130	ns	l		
,	Ì	<sup>T</sup> d(off)	Digital Output to Sync Delay Time		165	220			See Figure 2	
2		<sup>†</sup> dbr	Digital Output to Clock Delay Time		65	130				
23	Y	<sup>†</sup> dbf	Digital Output to Clock Delay Time		70	130				
4	Ā	tfo	Digital Output Fall Time		65	130	1 1			
5	M	tro	Digital Output Rise Time		175	250		CL = 100 pF		
6	c	tss (min)	A/B Signaling Input Setup Time			200	1			
?7		t <sub>SCS</sub> (min)	A/B Select Setup Time			1000	]	See Figure 4		
28		DC <sub>c</sub>	Clock Duty Cycle	30		70	*			
9		tconv	Complete A/D Conversion (Sampling, Data Storage, Resetting)			168	clocks			

#### **ELECTRICAL CHARACTERISTICS (Cont'd)**

All DC parameters are 100% tested at 25°C. Lots are sample-tested for AC parameters to assure conformance with specifications.

		Characteristic			TA = 25°C			Unit	Test Conditions, S +V = 7.5 V, V = -7.5 V	.o Note 2 '. ∨ <sub>ref</sub> = 3.0 ∨,
					Morr	Typ Mex Note 1			V <sub>rof</sub> = -3.0 V, Clack = 1.546 MHz, Sync = 8 KHz Pariod, 8 Clack Pulses Wide	
OC	Cher	actoristics DF332	A, DF334A (Deceder)							
	1	I <sub>Int.</sub> (Logic)	Digital Inputs Low Current			-01	100		V <sub>in</sub> 0 -	
_ 2	*	I <sub>INM</sub> (Logic)	nH (Logic) Digital Inputs High Current			01	100	nA	V <sub>in</sub> + 75 V	
		IOL (Signating)	ng) A/8 Output Low Current ng) A/8 Output High Current A/8 Output High Voitege  DF334A Only			01	100		vol - 0	
4		IOH (Signaling)			0.2	0.5		mA	∨ <sub>ОН</sub> - 65 ∨	
5	0 0 7	VOH (max) (Signaling)					12		10н + 10 нА	
6		VOL (Signaling	A/B Output Low Voltage	OF 334K ORIY		0.3	0.5	\ <u>\</u>	IOL = 1.5 mA	
7		C <sub>L</sub> (Analog)	Analog Output Load Capacitance				100	pF		
8		Ro (Analog)	g) Analog Output Series Resistance			50	150	Ω	See Input/Output Scheme	tics See Note 4
9		Voffset	et Analog Output Offset Voltage			50	100	۳V		
10		1	Positive Supply Current			35	8	]		
11		1	Negative Supply Current			25	7	]		
12	ů	i statoy	Standby Positive Supply Current			0.6		<b>™</b> A	Andre Grand Review	
13		stotoy	Standby Negative Supply Co	urrent		-0 07		<u></u>	Analog Ground (Pin 10) Open	
14	L		Supply Tolerance			-10		٠,		
15	٧	Iref*	Positive Reference Current			3 5			A	
16		l <sub>ret</sub>	Negative Reference Current			3 5		-^	Average Current See Note	
AC	Cher	actoristics DF332	A, DF334A (Decoder)							
17		<sup>†</sup> ds	Sync to Clock Delay Time		25		450			
18		<sup>†</sup> dc	Clock to Sync Delay Time  Date to Clock Setup Time  A/B Select Setup Time		10			^1	See Figure 3	
19		<sup>C</sup> sd			100					
20	٥	t'scs (min)					1000			
	2 4	r'd	A/8 Output Delay Time			5	10	u S	See Figure 5	
21	4	<sup>†</sup> da	Analog Output to Sync Delay Time 3 V to +3 V Analog Output Slew Rate				15	V/us	See Figure 3  CL = 100 pF	
22	1	Slew				5				
23	C	Slew	+3 V to ~3 V Analog Output Slew Rate			5		V/µ4	CL - 100 pr	
24	i	Droop	Analog Output Droop Rate			0 01		%/us		
25		1 conv	Complete D/A Conversion ( to Analog Output and Inter-				39	clocks		
Syst	tem (	Characteristics, Po	r Individual Part: DF331A, C	F332A, DF334A						
26			Signal to Total Distortion Total of Quantizing Noise, Thermal Noise and		35	39			P <sub>in</sub> = 0 to 30 d8mO	f <sub>in</sub> = 1020 Hz +3 d8m0 = 3 V Pesk into Coder
27		S/D Harmonic Distortion with Sinusoidal Input		rugel lebigeuni	30	34			P <sub>in</sub> = -40 d8m0	
28			and C Message Weighting Filter See Note 5		25	30			P <sub>m</sub> = -45 dBm0	
29	5		Gein Tracking Deviation of Gain from  0 dBmÖ Input Sinusoidal Signal		-0 25	10.15	+0 25	de.	P <sub>in</sub> + +3 to -40 dBmO	
30	Y				-05	·0 15	+0 5		P <sub>-n</sub> = 40 to -50 d8mO	
31	S	G <sub>T</sub> 0 dBmO Input Sinusoidal Signal		-15	·0 25	+1 5	ļ	P <sub>IN</sub> = -50 to -55 dBmQ		
- 1	E	Γ		on of Gain from -10 dBmO.		*0.1	+0 25		P <sub>m</sub> = -10 to -55 d8mO	j
	-	White Noise Source Signal Input		-0.5	+0.2	+0.5		P <sub>in</sub> = -55 to -60 dBmQ	L	
32		NIC	Idle Chennel Noise Coder (DF331A) to Decoder (DF332A or DF334A) of Known Quiet Code Output			12	15	dBrneO	V <sub>10</sub> = 0	
33	Quiet Code Output: Output of Decoder  NGC (DF332A or DF334A) for +0 V Equivalent Digital Input Coder			10	12	Jarmet	Digital In = Atl "1" (Corn	sponds to +0 V Input		

#### NOTES

- MOTES

  1. Typical values are for Design Aid only and nnt subject to production festing

  2.  $V_{in} \ge 3.4 \text{ V for logic "T"} V_{in} \le 0.6 \text{ V for logic "Q" for logic input ferels}$ 3. Pask currents of up to 2 mA occur during reconstruction of Analog Output and during encoding of Analog Input

  4. Upo of a logid resistance  $\ge 100 \text{ K} \Omega \text{ S}$  recommended to avoid output attenuation

  5. Specifications are for per (coder and decoder).

DF331A ICBL-II DF332A ICBM-II-A DF334A ICBM-II-B

#### **FUNCTIONAL DESCRIPTION**

Analog Input (Coder DF331A): The analog input accepts signals which have peak amplitudes less than the value of the voltage references, and which are bandlimited to less than 1/2 of the CODEC sample rate.

Digital Output (Coder DF331A): The digital output of the encoder is an 8-bit serial bit stream which is a sign-plus-magnitude binary representation of the analog input. This output is an open drain N-channel output, which allows for easy wire-OR multiplexing.

Sync Input (Coder and Decoder): The sync input accepts a sync pulse which should be 8 clock periods wide. The period of the sync pulse sets the sample rate. The sync pulse causes the encoder to serially shift its digital output data out at a rate equal to that of the clock, and it causes the decoder to accept the serial digital data.

Clock Input (Coder and Decoder): The clock input accepts a clocking signal which sets the data transmission rate for the CODEC, and also provides the clocking of the internal CODEC logic. Typical clock rate is 1.544 MHz.

Digital Input (Decoder DF332A, DF334A): The digital input accepts the 8-bit serial data output of the encoder upon reception of the sync pulse.


Analog Output (Decoder DF332A, DF334A): The analog output of the decoder is in the form of voltage steps having a width equal to the inverse of the sample rate, with amplitude equal to the value of the sample of the signal taken at the encoder analog input.

Reference Voltage Inputs (Coder and Decoder): Positive and negative DC reference voltages are required for both encoding and decoding. The maximum analog signal swing is set by the reference voltages.


Signaling Inputs and A/B Select (Coder DF331A): Two signaling inputs A and B are provided on the encoder allowing insertion of digital signaling data into the transmitted bit stream, which allows telecommunications users to transmit digital signaling information along with the data stream. When signaling is enabled, the voice signal is encoded with only 7 bits, the 8th bit being used for signaling. The signaling function is enabled by the application of a transition to the A/B select input. A positive transition at the A/B select input will insert the data at the A input into the 8th bit (the LSB) position in the transmitted word, whereas a negative transition will insert the data at the B input into the 8th bit position in the transmitted word. Refer to the timing diagram in Figure 4. To disable signaling function, simply tie the A/B select input to logic high or low, so that no transitions appear.


Signaling Outputs and A/B Select (Decoder DF332A, DF334A): Two outputs are provided on the decoder to output the signaling data. Application of a positive transition to the A/B select input places the 8th bit (the LSB) of the transmitted word at the A signaling output. Application of a negative transition to the A/B select input places the LSB at the B signaling output. These outputs are open drain P-channel outputs on the DF332A and are open drain N-channel outputs on the DF334A. Refer to output schematic for configuration, and to Figure 5 for timing waveforms.

#### INPUT-OUTPUT CIRCUIT SCHEMATICS



© 1979 Siliconix incorporate





#### **APPLICATIONS INFORMATION**

Positive and negative voltage references should be bypassed to analog ground with a 10  $\mu$ F capacitor to supply the peak currents required (up to 2 mA) during sampling. Inadequate bypassing may cause sampling inaccuracy and crosstalk between adjacent channels. The absolute value of the voltage references should match and track each other to prevent asymmetry in the analog waveforms. The recommended reference value is  $\pm 3.0$  V. Increasing this level may increase harmonic distortion in the CODEC, while decreasing the references will lower the system dynamic range.

The sync pulses to the decoder and encoder should be staggered as in Figure 6. The sync to the decoder precedes the sync to the encoder by one half of a clock period to allow for the delay times which can occur if the sync pulse is derived from the clock. If all syncs and clocks are coincident without delay, then the staggering is unnecessary.

All digital inputs will work when driven from TTL logic providing that the outputs of the TTL gates are pulled up to the 5.0 V TTL supply.

The sample rate of the CODEC is determined by the clock rate and the period between sync pulses. The minimum

period between sync pulses is 168 clock periods, which is the time that the encoder requires to complete an analog-to-digital conversion (see Figure 6). The maximum clock rate for a functional system is 3.0 MHz. The actual sample rate of the CODEC is equal to the inverse of the period between sync pulses.


Zero code suppression is included in the A/D conversion to prevent the transmission of an all zeroes digital output code, which could cause a repeater to go down in a telecommunications system. Should an all zeroes code result from the A/D conversion (indicating a negative overvoltage condition), then bit 7 in the data stream is forced to a logic "1".

Open drain signaling outputs on the decoder allow easy interface to logic. The open drain P-channel of the DF332A allows a pull-down to ground or a negative voltage ( $V_0 \ge -7.5 \text{ V}$  absolute max) giving logic compatibility with CMOS or other MOS logic. The open drain N-channel of the DF334A allows a pull-up to a positive supply (e.g., +5 V for TTL or up to +12 V for CMOS). This output has logic low level near ground making it compatible with TTL or CMOS logic.


#### **APPLICATIONS INFORMATION**


The CODECs can be put into a lower power standby ( $<25~\Omega$ ) and have very low total offset voltage (<5~mVcondition. For standby, analog ground lines are open circuited. Relays or FET switches can be used. Figure encoder (DF331A) the switch must be low RDS(ON)

at 200  $\mu\text{A}$  current). The VMOS switch shown (VN10KM) achieves these requirements. The decoder is not as critical, 7 shows one implementation for standby switching. For the offset voltage should be minimized (<50 mV); use of a CD4066 CMOS switch is satisfactory.



CODEC Timing Relationships





**B** Siliconix

# Function/Application of the DF331/332 New Companding Converter Chip Set

#### INTRODUCTION

Thomas J. Mroz


The DF331/332 CODEC (coder/decoder) chip set offers the telecommunications industry an alternative in classical channel bank designs and a spectrum of application solutions outside of telecommunications.

Being the first commercially produced CMOS A/D, D/A converters to use a conversion technique incorporating a binary weighted capacitive array, the DF331/332 offer low power consumption, 12-bit resolution about zero and 72 dB dynamic range.

#### **Telecommunications**

Historically, the approach to doing the A/D and D/A conversion of the analog voice signals was as shown in Figure 1. This approach required the use of a high speed coder and

decoder sampling at a 24 x 8 KHz rate for a 24 channel system. Because of analog multiplexing and demultiplexing this system was susceptible to crosstalk problems. Introduction of the Siliconix DF331/332 converters offers the channel bank designer an alternative system which replaces the high speed, high cost converters previously required with a low speed, low cost, high performance per channel LSI circuit. In this new system (Figure 2), each line of analog voice is individually coded or decoded by a dedicated converter. Multiplexing is now done after coding and demultiplexing on the receiving end is done prior to the D/A conversion. This approach virtually eliminates crosstalk between adjacent channels. Filter type, positioning and number remains the same as in the shared converter systems.



#### **Coding and Decoding**

The  $\mu$ -255 law, which is currently is use in the U.S., defines the transfer characteristic to be used in doing the analog (voice) to digital conversion in a telecommunication channal bank. The  $\mu$ -255 law itself is defined by the equation.


$$F_{|X|} = S_{gn}(x) \frac{\ln(1 + \mu |x|)}{\ln(1 + \mu)}$$

where  $\mu = 255$ .

Actual representation of the equation is done in a piecewise linear fashion. Thus, the transfer curve is comprised of 16 sections called chords, each of which contains 16 discrete steps (Figure 3). Decoding (Figure 4) is accomplished by implementation of the inverse transfer characteristic. Pulse code modulation (PCM) is the method by which information is transferred between sending and receiving channel banks. The output of the A/D converter consists of an eight bit digital word which is the resultant of an analog sample. Sampling occurs at an 8 KHz rate while data transfer is done at 1.544 MHz. Maximum sampling frequency for the DF331 is 16 KHz when using a 3.088 MHz clock frequency.

Digital output of the DF331 is structured as a sign bit + magnitude (7 bits) word. Of the 7 bits following the sign the first three are dedicated to chord selection while the last four indicate which of the 16 steps within each chord contains the analog sample.

Decoding with the DF332 can be done at up to a 32 KHz rate while still using a 1.544 MHz clock.







Figure 3



Non-linearity of the transfer characteristic results in a nearly constant signal to Quantizing Noise (S/Nq) ratio over a wide range of analog voice amplitudes (Figure 5). This, in telephone applications, makes possible a high degree of intelligibility when someone is speaking softly or very loudly into a phone. A linear transfer characteristic would result in a constant decay of voice quality as signal levels decreased.


#### A/D, D/A Conversion Algorithms

Actual conversions (A/D, D/A) are accomplished through the use of capacitive arrays on board the DF331 and DF332. For purposes of this discussion the array which is used to determine the chord in which the sample lies will be called the X-array. Steps are determined by a second array called the Y-array. The X-array contains 256 capacitors which are connected in a binary weighted fashion. The Y-array contains 16 capacitors connected in a like manner (Figure 6). Care was taken in layout to minimize edge effects which could cause mismatch between these capacitors. Top plates (metal) of all capacitors are common and are connected to one of the inputs of a comparator. The other comparator input is analog ground. Bottom plates of the capacitors of the array can be switched between VIN, +VREF, -VREF and ground. Principle steps in doing an A/D conversion are:


- 1. Acquire sample
- 2 Determine sign.
- 3. Determine chord.
- 4. Determine step within the chord.
- 5. Load output shift register.
- 6. Reinitiate the system and return to sample mode
- 7. Output data (digital).

During sampling the top (metal) plate of the capacitor array is connected to ground. The entire array is then charged to the input signal voltage via an analog switch. After sampling is complete, the switch grounding the top plate of the array is opened and the bottom plates of all capacitors are switched to ground. The top plate, being the input to a comparator, now has -VIN as a voltage. Sign of the input is determined by examining the comparator output.

Upon determination of the sign the selection of the appropriate reference is made. Chords are now selected by throwing the switches at the bottom plates of the capacitors, in a successive approximation manner, to the reference chosen while monitoring the comparator output.







© 1979 Siliconix incorporate

During these steps the voltage at the top plate of the array is defined by the equation:

$$V_O = \frac{C_A}{C_A + C_B} \times V_r - V_{IN}$$

where  $C_A$  is the equivalent capacitance being switched to the reference and  $C_B$  is the equivalent capacitance remaining switched to ground. Since the capacitors are binary weighted  $C_{X8}$  equals 128  $C_{X}$ . As an example then, if  $C_{x8}$  was switched to the reference, the comparator would see,

$$\frac{128 \ C\chi}{128 \ C\chi + 127 \ C\chi} \ x \ \ V_r - V_{\mbox{\footnotesize{IN}}} \ \ or \ \ \frac{128}{255} \ x \ V_r - V_{\mbox{\footnotesize{IN}}} \label{eq:vr}$$

which also indicates that the reference will be the same in polarity as the sample. The comparator output not changing after switching  $C_{X8}$  would indicate that the sample lies in the 8th chord.


Step value is determined by switching the X-array capacitor indicating chord from the reference to the Y-array buffer output. Successive approximation techniques are again used to develop a step voltage. A fraction of this voltage, as determined by the X-array, appears at the comparator input. Transitions of the comparator output are monitored until the step value is determined.

After these determinations are made, the 8 bit binary word corresponding to the switch positions is loaded into the output shift register. The entire conversion system is then reinitiated and goes into a sampling mode.

The next sync pulse presented to the encoder transmits the previous data and starts the sequence over again.

#### General Considerations When Using the DF331/332


When using the DF331/332 in communication systems it is necessary to bypass certain pins to ground to reduce now injection into the converters which could be detrimental to system performance. Figure 7 shows suggested external components to be used on a D3 channel bank card. Important to note, is that references are bypassed to analog ground rather than digital ground. This prevents digital noise from being coupled into the reference pins. Analog ground must be connected to digital ground at some point. It's preferable that this point be at the supply or near, to prevent current flow through the analog ground. which would introduce offsets and noise at the analog input. Decoupling of coders and decoders is accomplished with the 50  $\Omega/20~\mu F$  networks in series with the supplies and the 1K/10 µF networks in series with the references This circuit is typical of a D3 channel having an 8 KHz




#### APPLICATIONS

Circuits for various bandwidth requirements are shown in Figures 8, 9, 10 and 11. There exists several ways of achieving bandwidths wider than the 4 KHz required for a D3 channel bank. Most obvious is a simple doubling of the clock frequency which allows a doubling of the sample rate. Therefore, a 3.088 MHz clock enables the use of a 16 KHz sample rate. The higher clock rate can prevent the use of CMOS in external circuitry, however, and the circuit of Figure 8 may become more economical from a power stand point. This circuit incorporates the 1.544 MHz, or slower clock rate by using multiple coders which are

alternately sampling to accomplish a 16 KHz sample rate. This same technique can be expanded to perform a 32 KHz sample rate while needing only one decoder. Figure 10, to perform the D/A conversion. This is possible since decoding takes roughly a quarter of the time coding requires. Time for coding and decoding is directly related to a fixed number of clocks. Therefore, doubling of the clock frequency enables the use of a sync pulse rate twice as rapid as previously used. A minimum clock rate of around 700 KHz sets the lower limit for data transmission. No such limit exists for sample rate, however.





© 1979 Siliconix incorporates


ennet Deceder for D3 Channel Ben Figure 11

#### Serial to Parallel and Parallel to Serial Data Conversion

Often when interfacing external logic to the DF331/332, it may be advantageous to convert to a parallel data format after coding and to a serial format again when injecting data into the decoder. Figure 12 shows a simple 8 bit serial to parallel converter allowing easy interfacing asynchronously to systems requiring the 8 bit parallel format. During sync, data is being updated, therefore the sync output can be used as a data ready output. A single IC

plus a couple of extra inverters is all that is needed to convert from parallel back to the serial format as shown in Figure 13.

Interfacing to an 8 bit microprocessor is accomplished neatly using the previously described circuits as shown in Figure 14.



#### Analog Demultiplexing of the Decoder

Some applications may require the use of a single decoder to decode more than one channel of information. If this is so, it is necessary to insert a dummy sync pulse between the two channel syncs to reduce crosstalk. At the time of dummy pulse the digital data should remain at all "1"s condition. Figure 15 shows the basics of such a circuit along with required waveforms.

#### Servo Control Systems


Servo control loops offer an interesting application area in which the DF331/332 can prove useful. Since digital information is nearly immune to environmental noise, it is advantageous to convert to digital before transmitting data from a remote location to a control center. Figure 16 shows a microprocessor based servo loop and locations of the DF331/332 ICs within the loop. In this case the summer, to determine an error voltage, and the DF331 form the A to D section of the remote station. The DF332 plus integrator

form the D to A conversion upon receiving data from the central control station.

Advantages realized in a servo control loop employing the use of the DF331/332 include:

- 1. Digital data transmission from and to remote sites.
- 2. 12 bit resolution with 8 bits of data when resolving error voltages.
- Wide dynamic range of coder and decoder allow wider breadth of feedback voltages and integrator input voltages.
- Use of the MPU to change response characteristics of the loop based on inputs from feedback as well as external sources.

This basic configuration could prove useful in many applications where varying loop response characteristics is desirable to accommodate varying situations.




#### Peripheral Circuits

Circuits which may prove useful when evaluating the CODEC set are the  $\pm 7.5$  V and  $\pm 3.0$  V regulator circuits shown in Figures 17A and 17B. In general, the  $\pm 7.5$  V supplies should be of a 10% tolerance nature. Reference supplies should be matched to one another to within 1%. Absolute value of the references and changes of the absolute values will be reflected by a gain change. The regulator shown in usable for powering 24 CODEC channels simultan-

eously. In most applications outside of telecommunications where signal to distortion ratio requirements are less stringent, simple three terminal regulators may be used in developing supply voltages.

References may be supplied by using the resistor - constant current diode configuration shown in Figure 18.



© 1979 Siliconix incorporated

Sync generation can be accomplished by using the circuit in Figure 19. This is basically a divide by 24 of the clock input. The R/S flip-flop comprised of IC2 synchronizes the sync edges to the rising edge of  $\overline{\text{CK}}$ . The D flip-flop following the R/S flip-flop delays the sync to the DF331 by a half clock. Thus, the proper sync/clock phase relationships are established for both coder and decoder. It is also possible to create additional sync pulses by shifting the previously generated syncs through a shift register being clocked by the system clock and  $\overline{\text{clock}}$ .

#### Offset Voltage Adjustment

Some applications may require zero input offset to be present at the coder. While the input offset of the coder is small ( $\leq$  5 mV), the remaining offset can be zeroed out using the circuit of Figure 20. It is possible to inject small

voltages between the analog ground and the digital ground. AC coupling the analog ground to the digital ground allows biasing of the analog ground by the 10K pot. This approach maintains analog input impedance and adds no degrading effects to the signal to be processed or the coder itself.

#### CONCLUSIONS

It's quite apparent that the information presented herein is generally an overview of the DF331/332. Applications not covered include audio delay lines, audio reverberation circuits, remote data acquisition and transmission and many others. The DF331/332 offers advantages over other CODEC circuits being presently manufactured by allowing system designers a new breadth in designs which reduce component count, cost and general system complexity while improving important system parameters.





Figure 19



Analog Input Offset Adjust Figure 20

**B** Siliconix

# Design Aid to Build a CODEC Evaluation Demonstrator with the DF331/DF332/DF334

#### INTRODUCTION

The Siliconix CODEC (DF331/332) requires few external components to achieve per channel digital encoding of telephone voice signals. This design aid details the design and evaluation of a lab demonstrator for the CODEC set. Included in the demonstrator are the voltage references and the synchronization circuitry which is necessary to encode and decode a single voice channel. The encoded output of the DF331 encoder is simply applied to the digital input of the decoder. This allows an easy functional test as well as characterization of a CODEC pair.

Figure 1 shows the schematic details of the encoder and decoder with the voltage references and supply bypass

elements. The  $\pm 3.0$  volt voltage references are achieved by running a 430  $\mu$ A current from a constant current diode (CR043) through a resistor with a trim pot for fine adjustment of the reference voltage. The references are bypassed with a 10  $\mu$ F tantalum capacitor to supply the peak current (up to 2.0 mA) required by the CODEC during sampling. The digital output of the encoder (DF331), being an N-channel open drain output, requires a 1K  $\Omega$  pull-up resistor.

The analog and digital grounds are pinned-out separately on the CODEC, and should be tied together at the power supply ground.





Figure 2 shows the clock and sync generation circuitry which provides timing for the CODEC. The clock is a basic 3-gate CMOS clock with RC values set to achieve an approximately 1.5 MHz clock rate. The sync generator essentially divides the clock by 193 to provide a sync pulse which is eight clock periods wide and is applied at an 8 kHz rate. (Note that 1.544 MHz divided by 193 equals 8 kHz.) Figure 3 shows the relationship between the various waveforms generated by the sync circuitry, as well as the rela-

tionship between the sync, clock and digital data output of the encoder.

The sync waveform to the decoder (DF332 or DF334) is advanced by one-half of a clock period to allow for propagation delays which occur in the CMOS sync generator Without advancing the DF332 sync, it is possible to lose the most significant bit in each data word, which results in a loss of the sign bit in transmission.



#### Evaluation

This demonstrator allows simple evaluation of the CODEC set. A  $\pm 7.5$  V ( $\pm 10\%$ ) lab supply is applied to the CODEC and sync circuitry. Analog and digital grounds should be kept separate until meeting at the power supply ground to avoid ground loops in the analog portions of the board. Voltage references should be adjusted to  $\pm 3.0$  volts. Mismatched voltage references will cause asymmetric waveforms, giving rise to harmonic distortion. References should match to within 0.1 volts.

To look at the digital bit stream, the oscilloscope should be synchronized to the sync pulse of the DF331. The encoder output is seen at pin 14 of the DF331. Applying a slowly varying DC level to the analog input of the encoder allows observation of the changing data stream. The corresponding analog voltage levels should appear at the decoder (DF332) output.


For evaluation of voice or music signals, an anti-aliasing filter must precede the analog input and a filter which compensates for the sampling frequency characteristics must follow the decoder output. These filters should cut off before 4 kHz, which is one half of the sampling frequency. They are typically 5th order elliptic low pass filters.

The maximum peak signal swing through the CODEC is equal to the value of the voltage references. The CODEC

will function with references as low as ±2.0 volts and as high as ±4.0 volts. Lowering the absolute value of the references compromises system dynamic range while raising the absolute value of the references increases the harmonic distortion of the system.


#### Timing of the CODEC System

The CODEC system timing is controlled by the sync pulse Figure 4 shows the encoder (DF331) timing relationship between the sync pulse, the analog sampling time, conversion time and encoded serial digital output. As shown, the rising edge of the sync pulse starts the serial output of data, starting with the MSB of the 8 bit code (the sign bit). This rising edge of the sync pulse also starts a 24 clock countdown for sampling of the analog signal input (the sampling starts immediately after the previous conversion is completed). At the end of these 24 clocks, the analog sampling is completed and the conversion cycle begins. 168 clock pulses after the sync rising edge, the conversion will be completed and the internal registers will have the encoded data ready for output. The Encoder (DF331) will now go to the analog input sampling state until the next sync pulse. At the rising edge of the next sync pulse, the digital encoded data will be serially shifted out on the output pin. The sampling conversion process for the next analog input starts again.




1979 Siliconia incorporated

#### COMPONENT LAYOUT




#### PC BOARD FOIL PATTERN



DF331, DF332, DF334 CODEC Dec

## PC BOARD FOIL PATTERN (Cont'd)



Foil Pettern Bottom Side of Board

#### PARTS LIST

DEVICE	VALUE	SUGGESTED MANUFACTURE	
R1, R2	3 9K Ω 1/4 Watt 5% Tolerance	Allen-Bradley	
R3, R4, R6, R7	50 Ω 1 4 Watt 5% Tolerance	Allen-Bradley	
R5	IK Ω 1/4 Watt 5% Tolerance	Allen-Bradley	
R8, R10	5 6K Ω 1/4 Watt 5% Tolerance	Aften-Bradley	
R9, R11	2.5K Ω Pot	CTS (X201 Series)	
C1	30 pF Disc Mylar Capacitor	Sprague	
C2 C7	0.01 µF Disc Ceramic Capacitors	Sprague	
C8-C11	20 µF = 25 WV Electrolytic Capacitor	Sprague	
C12, C13	10 μF @ 25 WV Electrolytic Capacitor	Sprague	
D1. D2	CR043 (Current Regulator Diode)	Siliconix	
IC1, IC6	74CO4 (Hex Inverter)	National	
IC2	74C74 (Dual D Flip/Flop)	National	
IC3. IC4	74C163 (Binary Counter)	National	
1C5	74C00 (Quad NAND Gate)	National	
IC7	DF331 (CODEC Encoder)	Siliconix	
IC8	DF332 or DF334 (CODEC Decoder)	Siliconix	
Misc	26 Gauge Wire, BNC Connectors, IC Sockets, Non-Insulated Banana Jacks, Stand Offs, PC Board		

#### **CONSTRUCTION HINTS**

The printed circuit layout included is for a double sided board. Foil patterns are shown with the foil side facing the reader. The stuffing diagram is viewed from the component side.

#### **OPERATION**

The potentiometer R9 adjusts the negative reference voltage and R11 adjusts the positive reference voltage. Use a DVM

to adjust the references to ±3.0 volts. The digital bit stream may be viewed by triggering an oscilloscope on the DF331 sync pulse and connecting the data monitor output to the scope input. The demonstrator may be clocked by an externally generated clock if desired. Connect jumper J2 (only) for external clocking; connect J1 (only) to use the internal clock.

# Considerations for the Proper Filtering of Analog Signals in DF331/DF332/DF334 CODEC Converter Applications

Walt Heinzer

#### INTRODUCTION


The practical use of CODEC's in telecommunications and audio systems requires two low pass filters, the transmit and receive (Figure 1). The transmit filter in telecommunications nomenclature performs the anti-aliasing (frequency folding) function. The receive\* filter smooths the discrete sample voltages of the regenerated audio (voice) signal.

In order to understand the filtering requirements of the CODEC A/D-D/A system, a statement of the sampling theorem is in order:

"If a signal (voice, audio) that is bandlimited is sampled at regular intervals and at a rate at least twice the highest frequency in the band, then the samples contain all of the information of the original signal".

When the CODEC's (DF331/DF332/DF334) are used in telecommunications systems the sampling frequency ( $f_s$ ) is set at 8 kHz. This implies that the maximum voice signal is limited to 4 kHz. The transmit filter is necessary to limit the input voice signal. For the 8-bit companding converter

\*Sometimes called interpolation filter in telecommunications nomenclature.



DA78-2 (DF331/DF332/DF334) Telecommunications


approach, 14 dB of attenuation at 1/2 the sampling frequency, reduces frequency folding (Figure 2). However, a guardband is introduced on the voice signal typically resulting in a maximum usable frequency of 3.5 kHz. The receive filter smooths the discrete voltage samples of the regenerated signal. At the same time this filter corrects the sin x/x<sup>†</sup> frequency response introduced by the CODEC sampling system back to a flat bandpass by applying an x/sin x transfer characteristic (Figure 3).

The exact specifications necessary for the transmit and receive filters are determined by the application. For the telecommunication industry the frequency and phase response characteristics are more precisely defined. D3 and D4 channel bank specifications define the overall voice-in, PCM, voice-out frequency and gain response requirements.

<sup>†</sup> In telecommunications  $f_s = 8 \text{ kHz implies } x = \frac{1}{8 \text{ kHz}}$ 

Some of the more important specs are listed in Table I which is excerpted from "D3 Channel Bank Compatibility Specification-Issue 3" Oct. 1977 [4].

For audio and transducer applications it is important to consider sufficient filtering to avoid frequency folding and gain errors due to the sampling theorem. As a rule of thumb the passband of the transmit filter should attenuate the input signal by at least 14 dB at 1/2 the sampling frequency and by at least 30 dB at the sampling frequency. Remember that the DF331/DF332/DF334 can be operated at clock frequencies up to 3.088 MHz which results in a maximum sampling frequency (f<sub>s</sub>) of 16 kHz. This is useful for extended bandwidth applications. The same guidelines of filter attenuation apply at this sampling frequency.



**Output Gain Versus Fre** Figure 3

ns D3 Channel B

FREQUENCY	TRANSMIT FILTER	RECEIVE FILTER
60 Hz	< -20 dB	N/A
200 Hz	> -3 dB	> -2 dB
300 3 kHz	+0.25 dB Passband Ripple	Same
3.4 kHz	> -1 5 dB < 0 dB	Same
4 kHz	< -14 dB	Same
4.6 kHz	< -32 dB	< -28 dB

© 1979 Siliconix incorporated

It has been shown in AN77-4 that the bandwidth can be increased by using multiple encoders (DF331's) to achieve bandwidths approaching 8 kHz ( $f_{seff} = 16$  kHz) and 16 kHz ( $f_{seff} = 32$  kHz). The filtering requirements (Figure 4) necessary to prevent fold-over are the same as the single encoder case when the new effective sampling frequency ( $f_{seff}$ ) is used.


#### IMPLEMENTATION

Now that we have examined actual filter requirements—what is the correct filter implementation? There is no exact answer, however, it is worthwhile to look at a summary of

some of the major filter salient features on a comparison basis.

#### Simple Filters (Single Pole, Double Pole)

These filters are realizable in R and C's with op amps or the traditional approach of L, R, and C's. Inductors are avoided in low frequency applications due to size, cost, and non-linearities. The frequency characteristics and example implementations are shown in Figure 5. Note that each pole contributes -20 dB/decade in roll-off between the passband and stopband. When these filters are used with the CODEC's they severely limit the usable flatband bandwidth.



© 1979 Siliconix incorporated

#### Higher Order Filters (3rd Order and Higher)


Butterworth filter is considered the maximally flat filter in the pass and stopband as shown in Figure 6. You are giving up sharp cutoff frequency when using this implementation compared to the next two approaches. This filter has all zero's at infinity.

Chebychev filter trades flatness in the passband for sharp cutoff at  $f_c$ . It can be shown that the Chebychev has the steepest descent into the stopband of filters constructed with all zero's located at infinity. This filter approach is used in the evaluation filter that follows.


Elliptic filters obtain the steepest slopes into the stopband by positioning their response zeros near the passband. The


zeros cause the lobes in the stopband (Figure 6). This approach does meet the stringent requirements of a D3 channel bank in the telecommunications industry. Element value tolerances are the most critical in elliptic filters. As a general rule, the more complex the filter calculations become, the tighter the required component tolerance.

The filter approaches listed are traditional approaches that, at best, must be constructed as hybrid circuits with precise laser trimmed resistors. A monolithic integrated circuit is out of the question as a manufacturable approach using traditional resistors, capacitors and inductors due to the precision requirements and large component values.



Flat Response





© 1979 Silicenia incorperat

#### **EVALUATION FILTER**

In most applications outside of telecommunications the filter shown in Figure 7 will provide good performance in interfacing the CODEC to different transducers (e.g. strain gauges, audio pickups, accelerometers, etc.). The filter is a 6th order multiple feedback filter whose design is outlined in reference [1]. It is an all-pole filter (zeros all at  $\infty$ ) which results in no lobes in the stopband

The choice of this filter and components was made on the following criteria.


- The overall feedback from all three stages reduces the sensitivity to component tolerance compared to the 2-pole per stage cascaded approach.
- The 6th order response results in -9 dB attenuation at one-half f<sub>s</sub> and -45 dB attenuation at f<sub>s</sub> adequate for both the transmit and receive filter locations.
- When this filter is used in the receive position (output of DF332) it does not compensate for the cutoff frequency attenuation introduced by sampling (sin x/x effect)
- 4 The choice of LF356 op amps was made for their high input impedance (minimum circuit loading), low output

- impedance (ability to drive capacitive loads) and wide bandwidth.
- The effective output impedance of this filter adequately drives the input sampling current requirements of the DF331 encoder.

The gain and phase versus frequency response of the filter is shown in Figure 8. An HP3575A gain-phase meter was used for this measurement.

#### REFERENCES

- D. Johnson, Rapid Practical Designs of Active Filters, Wiley 1975.
- Technical Staff Bell Telephone Laboratories, Transmission Systems for Communications, fourth edition, 1971.
- P. Geffe, Simplified Modern Filter Design, Hayden, New York, 1964.
- The D3 Channel Bank Compatibility Specification—Issue 3, Oct. 1977. Technical Advisory No. 32 (This information is assembled by AT&T for distribution to non-Bell companies. It represents current plans and is subject to subsequent change.)



## **S**iliconix

# Designing with codecs: know your A's and $\mu$ 's

Nonlinear coders/decoders, or codecs, require your familiarity with framing, synchronization and signaling. Here's a brief intro.

Thomas J Mroz, Siliconix Inc

When designing telecommunications circuits using nonlinear A/D/A conversion, you'll choose from parts that conform to either the Bell Telephone-specified µ-255 Law or the CCITT (International Telegraph and Telephone Consultative Committee)-specified A Law, if you want to guarantee compatibility with other systems. While the first sees wide usage in North America, most of the world uses the second. These conventions govern the same basic operation—analog signal expansion and compression—but differ in their data formats. The differences become apparent upon examination of channel-bank concepts.

#### Channel banks translate voices into bits

Today's phone systems employ mazes of switches and filters for both analog and digital signals. One small part of these complex networks, the channel bank, transforms analog voice signals at a local exchange into easily transmitted digital signals. It's then easy to compress, transmit and repeat these digital signals in cable and microwave transmissions.

Circuits termed coders sample the analog voice signals generated by user phones, convert them to digital bytes and shift them serially out of the channel bank. On the receiving end, decoders accept these bytes and recreate the analog voice signals initially generated by the phone user. The term codec applies to a complete coder/decoder (AID/AI set.

Channel banks, located in telephone-company central offices, use codecs to handle many phones, encoding analog voice signals into serial data streams for transmission to various receiving banks. One bank can also decode incoming calls and redistribute analog voice signals to user phones (Fig. 1). Both codecs and channel banks follow specifications in the  $\mu$ -255 Law or the A

Law that not only govern transfer characteristics, but also define formats for framing, synchronization and signaling.

Pulse-code modulation (PCM), the technique channel banks employ to transmit and receive information, allows them to sample analog inputs




Fig 1—Most existing phone systems employing pulse-code modulation (PCM) use just one high-performance data converter in the transmitter (a) or receiver (b). Multiplexers make these converters available to all the channels the exchange handles. In these diagrams, a hybrid is a device that converts 2-wirer phone signals to 4-wire signals, thus eliminating crosstalk between incoming and outgoing data.





Fig 2—The  $\mu$ -25S Law transfer characteristics for coders (a) and decoders (b) consist of piecewise linear approximations of the desired curve. Note that two digital values correspond to the origin because the sign bit can have either value at zero.



at a fixed rate and then perform an A/D conversion that quantizes the sample into an 8-bit sign-plus-magnitude word.

Coder and decoder nonlinear transfer characteristics (Figs 2, 3) maintain relatively constant signal-to-distortion (S/D) levels over a wide range of analog input levels. Because the channel bank compresses high input levels and expands low

levels, a person speaking softly into a phone is nearly as intelligible as someone speaking loudly. Thus codecs are termed companding A/D/A converter sets.

#### How do the $\boldsymbol{\mu}$ Law and A Law differ?

The  $\,\mu\text{-}255\,$  Law and A Law differ fundamentally in the transfer characteristics associated with their





Fig. 3—The A Law transfer characteristics for coders (a) and decoders (b) reduce the number of chords required in  $\mu$ -255 Law curves by making chords near the origin colinear. Note that values listed in parentheses are the corresponding  $\mu$ -255 Law values.



142




Fig 4—Logarithmic compression characteristics for the  $\mu$ -2SS Law equation show that  $\mu$ =0 corresponds to linear operation; large  $\mu$  values provide increased compression.

A/D and D/A conversions. The equation

$$F(x) = Sgn(x) \frac{\ln(1 + \mu |x|)}{\ln(1 + \mu)}$$

defines the  $\mu$ -255 Law (where  $\mu$ =255). A coder's A/D converter approximates this equation, while a decoder approximates the equation's inverse. Two important equations apply to the A Law:

$$F(x) = Sgn(x) \frac{1 + log_{10} A|x|}{1 + log_{10} A}$$
 for  $\frac{1}{A} \le |x| \le 1$ 

$$F(x) = Sgn(x) \frac{A|x|}{1 + log_{10} A} \text{ for } 0 \le |x| \le \frac{1}{A}$$

where A = 87.6.

Examining the  $\mu$ -255 Law equation, you can see that  $\mu$ =0 represents a linear conversion; increasing  $\mu$  increases the converter's nonlinearity or




Fig 5—Signal-to-distortion performance of logarithmic compandors remains fairly linear for low-power signals independent of the value of it.

compressing characteristics (Fig 4). Fig 5 illustrates the ability of nonlinear converters to maintain tixed S/D ratios over wide dynamic ranges.

Actual devices such as codecs approximate these equations in piecewise linear tashion. The 8-bit digital code has a sign bit, three bits for chord selection and four bits for step selection within the chord. Thus the  $\mu$ -255 Law uses a 15-segment approximation (16 segments if you break the line through the origin in half). The A Law, on the other hand, combines the two  $\mu$ -255 Law chords centered about the origin; making them collinear reduces the number of chords needed. Thus the A Law employs a 13-segment curve.


These differences in chord count reflect conversion conventions in the first step about the origin. (Fig 6). The µ-255 Law indicates that an analog input voltage relating to a digital output of zero should be half as large as the analog input span related to the next digital step—called a midstep condition with a silent interval. The A Law requires no silent interval and employs a mid-riser condition where the origin represents an indeterminate (bistate) digital output. But once past these first several chord segments, the two laws are identical.

Channel banks can use different circuit configurations to accomplish the same task. In the past, one A/D/A set encoded many voice channels. requiring analog multiplexing of these channels, along with a high-speed codec. Multiplexing after the A/D conversion could greatly reduce channel crosstalk, and per-channel codecs such as the Siliconix DF331/332 make this type of system easy to construct. Although implemented with CMOS. DF331/332's have NMOS open-drain digital outputs. Thus, while the per-channel approach eliminates the need for an analog MUX, opendrain outputs tied together eliminate the need for a digital MUX (Fig 7). These two factors, eliminating crosstalk problems and analog multiplexers, have stimulated much interest in per-channel codecs within the telecommunications industry.

#### Frame formats structure multiplexed data

Multiplexing many analog voice channels after conversion into one serial data stream requires a method for synchronizing transmitters and receivers, so that channel banks can transmit digital information in a frame format. Under the  $\mu$ -255 Law, a frame consists of 24 channels or 24 bytes of digital information (**Fig 8a**), with one data bit digital differentiation (**Fig 8a**), with one data bit of 193 bits/frame. The  $\mu$ -255 Law specifies that these data bits be transmitted at 1.544M bps.





LOW-SPEED SAMPLER DIGITAL LOCAL EXCHANGE TRANSMISSION DIGITAL DIGITAL RECEPTION

Fig. 7—Per-channel coding/decoding of voice signals in new-design channel banks uses inexpensive IC codecs for each channel and multiplexes digital signals for cable trans-mission. This technique, simpler and cheaper to implement than analog multiplexing, also eliminates analog sampling crosstalk.

e the first steps of μ-255 Law (a) and A Law (b) coder transfer characteristics you'll see an important difference: the  $\mu$ -255 Law experiences a midstep condition with a silent interval while the A Law sees a mid-riser condition. Output coding differences reflect this discrepancy.

The A Law also employs a framing concept, but with a data-transmission rate of 2.048M bps, thus allowing enough time to transmit 32 8-bit words for each frame. Another difference: The A Law doesn't generate a framing bit as in µ-255 Law channel-bank systems; rather, it dedicates a complete channel time slot to framing (Fig 8b).

Although a frame equals the time required to transmit one byte of data for each channel, still needed is a way to identify individual channels in the transmitted data stream. Previous designs synchronized the analog multiplexers in front of the A/D in the transmitter to those on the receiving end. New designs incorporating the DF331/332 codec set in a per-channel configuraclock, dump or load output or input shift registers

that reside on the coder and decoder. Because channel-bank transmission-line lengths vary, received data looks asynchronous. Therefore you must derive clock and sync signals for the receiving channel bank from the incoming data.

New µ-255 Law codec designs must also accommodate signaling capability. Signaling information lets the transmitting and receiving banks communicate information such as alarms, off hook and on hook, and it checks to ensure that the banks operate in sync.

Under the µ-255 Law, every sixth trame becomes a signaling frame; thus the eighth bit of every channel carries signaling information presented at that channel. In other words, the bank performs 7-bit A/D/A conversions during a signaling frame, reserving the eighth bit-time slot for the signaling bit. By contrast, the A Law uses reserved-channel signaling, which dedicates to signaling one entire channel out of the total 32 in each frame. Thus, signaling frames don't exist as tion use sync pulses. These pulses, ANDed with a in the  $\mu$ -255 Law because signaling occurs in every frame.

When testing and evaluating channel-bank performance, realize that it's only fair to simulate human limitations. You can accomplish this objective by inserting a C-message tilter (Fig 9) in front of equipment used to test noise and distortion in the complete A/D/A path. Such tilters simply simulate the human ear's frequency response to noise; weighting during measurements guarantees that measured distortion levels and noise relate directly to human ability to understand phone conversations.

#### The three most important codec specs

All new designs aimed at upgrading systems share a common goal: to meet or exceed existing specifications. Codecs face pressure on three important specifications: S/D ratio, idle channel noise and gain tracking. These specs will make or break new codec designs.

Because of codec nonlinear conversion techniques, the specifications generally appear as functions of input power ranges. Signal-to-distortion figures simply give the ratio of the signal power to the distortion power created by quantization errors and internal noise (Fig 10a). Thus, specs for S/D ratio cover the following input power ranges:

 $P_{ii} = 0$  to -30 dBm0

= - 30 to -40 dBm0

= -40 to -45 dBm0.

As a reference level, 0 dBm represents a 1 mW test tone, and the term dBm0 refers to relative power at the input. As an example, consider a transmission line with 3 dB loss to the end point. You would refer to -50 dBm of noise at the endpoint as -47 dBm0, and the line endpoint would be a -3 dBr point (relative to input).

Idle channel noise measures the noise power seen at the receiving end of the system with 0V on a transmitting channel's input. The last spec of interest, gain tracking (Fig 10b), relates system gain to input power level.

These specifications define a system spec and imply that any new device intended to replace portions of existing systems must exceed these ratings by a suitable margin. For S/D ratio, the suitable term translates into several decibels; idle channel noise should be as low as possible, but certainly at least 5 dB better than system specs.

#### Codecs see a promising future

With the introduction of new codec IC's, a new world of application possibilities arises. In discrete form, these system components formerly required large areas and substantial investments in design time, making the cost of incorporating them into systems outside of telecommunications




Fig 8—Frame formats place channel data in preassigned time slots. The  $\mu$ -255 Law uses one traming bit every 24 bytes (a) with each byte corresponding to data from one channel. The A Law format (b) dictates complete channels for framing and signaling data.

prohibitive. Now, codecs of the same quality are available at costs comparable to those of other mass-produced integrated A/D converters. Applications such as audio delay lines (digital form), portable communications using PCM, remote data acquisition and talking computers are becoming realizable and less expensive to develop and produce.

Because parts such as the present codec IC's arose primarily to serve the communications industry, their quality and function in other applications are guaranteed; the telecommunications industry sets very high standards of accuracy and reliability. The elimination of adjacent-channel crosstalk through the per-channel codec approach leads to major quality improvements in voice transmission over PCM communication links.





Fig 9—C-message frequency weighting simulates the response of a Model 500 telephone and voice characteristics of average phone subscribers when relating noise and distortion effects to voice-signal intelligibility.








Fig. 10—Codec IC's must meet performance standards in several important areas. Minimum specs for S/D ratio (a) and gain tracking (b) apply to both  $\mu$ -255 Law and A Law systems. Note that  $\Delta G$  represents system gain measured from the coder's input to the decoder's output and also gives an analog ratio.

Additionally, codec nonlinearity aspects offer some interesting alternatives to linear converters. The 8-bit data format covers a 72 dB dynamic range (equivalent to 12 bits) and lets you easily interface inputs from wide-dynamic-range natural phenomena, such as wind speeds or earthquakes, to popular 8-bit  $\mu$ C's. In voice-synthesis applications, codecs give computers more realistic voices. Additional codec applications will result as design information increases.

#### References

- 1. Bell Telephone Laboratories, Transmission Systems for Communications. Western Electric Co Inc. 1970. pgs 566-583
- 2 International Telephone and Telegraph Corp, Reference Data for Radio Engineers. Howard W Sams & Co Inc, 1968, pgs 2-1,2. 3. American Telephone and Telegraph, Data Com-
- 3. American Telephone and Telegraph, <u>Data Communications</u> Using the Switched Telecommunications Network, 1970.

#### Author's biography

Tom Mroz develops telecommunications, timing and interface circuits as a design engineer tor Siliconix, Santa Clara, CA. After earning his BSEE at Purdue Univ, he worked for Motorola Semiconductor Products Div and then joined Siliconix in



March 1976 as an applications engineer. Among his hobbies Tom lists photography, boating, woodworking and listening to classical music.

Reprinted from EDN May 5, 1978 1978 by CAHNERS PUBLISHING COMPANY INC

### **CODEC/Filter Level and Noise Measurements**

#### REFERENCE LEVELS

The overload level (full scale) for the CODEC is 3 V peak. All performance measurements are made with respect to this 3 V peak full scale level. For the D<sub>3</sub> channel bank, the 0 dBmO test tone level is 3 dB below the overload level. Since 3 dB below 3 V peak is

3 V (0.707) = 2.12 V peak or 2.12 (0.707) = 1.5 Vrms,

1.5 Vrms corresponds to 0 dBmO for the CODEC. Most instruments are calibrated in 600  $\Omega$  but read voltage. Therefore, a 0 dBm (1 mW) meter reading will be given for an input voltage of

$$E = \sqrt{PR} = \sqrt{10^{-3} (0.6) 10^3} = \sqrt{0.6} = 0.775 \text{ Vrms}$$

When reading 1.5 Vrms, the meter will indicate

$$20 \log \frac{1.5}{0.775} = 20 \log (1.935) = 20 (0.287) = +5.74 dBm$$

Therefore, to convert to dBmO, 5.74 dB must be subtracted from the meter reading. Alternately, a 5.74 dB att nuator pad could be inserted in front of the meter to make it read directly in dBmO.

When using a generator with built-in meter which measures its generator output (such as the HP3551A), one cannot insert a pad in front of the meter when it is in the send level measuring mode. To get the correct output level one must either set the indicated generator output level 5.74 dB higher than the desired dBmO level or insert an amplifier which has 5.74 dB voltage gain at the generator output. This will make the meter read directly in dBmO.

Since harmonic distortion, gain tracking and signal to quantizing noise ratio are a function of signal level, it is important that the above correction factors are taken into account when signals are applied and measurements are taken. Also, noise measurements in dBrnc must be converted to dBrncO by subtracting 5.74 dB from the dBrnc reading (unless the pad has been inserted to make the meter read directly in dBrncO). Notice also that if there are any other voltage gains or losses in the signal path, their effect on readings and signal levels into the CODEC must be taken into account.

\_\_\_

© 1979 Siliconix incorporated

			<b>S</b> iliconix
		Pl	ıblications Index
Document Number	Title	Document Number	Title
	Application Notes		Design Aids
AN70-1	FET Cascode Circuits Reduce Feedback	DA74-1	Design Aid of the LD110/LD111 31/2 Digit DVM
AN70 2	Capacitance		Demonstrator Board
AN70-2 AN71-1	FETs for Video Amplifiers A High Resolution CMRR Test Method	DA76-1	The VMOS Power FET Audio Amplifier
AN72-1	FETs in Balanced Mixers	* DA76-2	Design Aid of the LD130 ± 3 Digit DVM Demonstrator Board
AN72-2	FETs as Analog Switches	DA76-3	Design Aid of the LD130 ± 3 Digit Auto-Ranging
AN73-1	FETs as Voltage-Controlled Resistors	ļ	DMM
AN73-2	IC Multiplexer Increases Analog Switching Speeds	* DA77-1	Design Aid to Build a Portable 0 to 99.9°F LCD Display Thermometer using the DF412
AN73-3	Switching High-Frequency Signals With FET	DA77-2	Design Aid of the LD120/LD121 41/2 Digit DVM
	Integrated Circuits	DA77-3	Design Aid to Build a Smoke Alarm
AN73-4	Junction FETs in Active Double-Balanced Mixers		Demonstrator with the SM110 Detector IC
AN73-5	Driver Circuits for the JFET Analog Switch	* DA77-4	Design Aid to Build a Piezoelectric Smoke Alarm
AN73-6	Function/Application of the L144 Programmable Micro-Power Triple Op Amp	DA77-5	Demonstrator with the SM110 Detector IC Design Aid for a Versatile Darkroom Timer using
AN73-7	An introduction to FETs		the DF215
AN74-1	Function/Application of the LD110/LD111 31/2	DA78-1	Design Aid to Build a CODEC Evaluation Demonstrator with the DF331/DF332/DF334
	Digit A/D Converter Set	• DA78-2	Considerations for the Filtering of Analog
AN74-2	Analog Switches in Sample and Hold Circuits	i	Signals in DF331/DF332/DF334 CODEC Converter
AN74-3 AN74-4	Designing Junction FET Input Op Amps Audio-Frequency Noise Characteristics of	DA78-4	Applications  Design Aid to Build a Smoke Detector with the
AN75-1	Junction FETs	DA70-4	SM110 IC
m-11-3-1	CMOS Analog Switches—A Powerful Design Tool		
AN76-1	Measuring High Frequency S-Parameters on the Dual Gate MOSFET		Partie Adams
AN76-2	Function/Application Problem Solving with the	l .	Design Ideas
	DF215 Dual Set Point Timer	0171-1	The FET Constant Current Source
AN76-3	VMOS—A Breakthrough in Power MOSFET	D171-4	Wideband Mixer-Preamplifer Using FETs
AN76-4	Technology	D171-5	A FET Frequency Doubler
P-01FI	Function/Application of the LD110/LD114 31/2 Digit A/D Converter Set	DI71-6 DI71-8	Using FETs in Selective VHF Amplifiers
AN76-5	Function/Application of the LD130 ± 3 Digit Converter	DI71-9	Using JFETs in Ultra-Wideband UHF Amplifiers Wideband UHF Amplifier with High Performance
AN76-6	DG300 Series Analog Switch Applications	• DI73-2	FETs
AN76-7	Function/Application of the L161 Industry's First	- 01/3-2	High Performance FETs in Low-Noise VHF Oscillators
AN77-1	Programmable Micropower Comparator Function/Application of the LD120/LD121 4 ½		
A1477-1	Digit A/D Converter Set in Measurement	İ	
AN77-2	Systems  Don't Trade off Applies Switch Space, VMOS—A	1	Technical Articles
	Don't Trade off Analog Switch Specs. VMOS—A Solution to High Speed, High Current, Low Resistance Analog Switches	TA70-1	High Frequency Junction FET Characterisation and Application
AN77-3	Resistance Analog Switches Function/Application of the LD120/LD121 4½	• TA70-2	FET Biasing
	Digit A/D Converter Interfaced with an 8080A Microprocessor	* TA73-1	Multiplexer Adds Efficiency To 32-Channel Telephone System
AN77-4	Function/Application of the DF331/DF332 New	• TA73-2	Designing with Monolithic FET Switches
AN 70 -	Companding Converter Chip Set	* TA76-1	VMOS Power FETs in your next Broadband
AN79-1 AN79-2	A 500 KHz Switching Inverter for 12 V Systems Stepping Motor Controller	• TA76-2	A New Technology Application of VMOS Power
AN79-3	Dynamic Input Characteristics of VMOS Power	1	A New Technology Application of VMOS Power FETs for High Frequency Communications
	Switch	* TA78-1	Designing with CODECs. Know your A's and #'s

#### DISTRIBUTION LIST

DEDARTMENT OF DECEME	
DEPARTMENT OF DEFENSE	DEPARTMENT OF THE ARMY
Assistant Secretary of Defense	BMD Advanced Technology Ctr
Comm, Cmd, Cont & Intell	Department of the Army
ATTN: Principal DASD (C3I), H. Van Trees	ATTN: ATC-O, F. Hoke
Assistant to the Secretary of Defense	ATTN: ATC-T, M. Capps
Atomic Energy	BMD Systems Cmd
ATTN: Executive Asst	Department of the Army
Defense Advanced Dech Duei Annu	ATTN: BMDSC-HLE, R. Webb
Defense Advanced Rsch Proj Agcy ATTN: STO, C. Thomas	ATTN: BMDSC-AOL, A. Duman ATTN: BMDSC-HLA, T. Perdue
ATTN: R. Kahn	ATTN: BMDSC-HW, R. Dekalb
ATTN: H. Winsor	ATTN: BMDSC, E. Williams
Defense Communications Aggy	Chief of Engineers
ATTN: Code 670, R. Lipp	Chief of Engineers Department of the Army
ATTN: Code C661, T. Trenkle	ATTN: DAEN-MCE-D
	ATTN: DAEN-RDL
Defense Communications Engineer Ctr	D
ATTN: R200 ATTN: Code R311	Deputy Chief of Staff for Rsch Dev & Acq Department of the Army
Will God Roll	2 cy ATTN: DAMA-CSS
Defense Intelligence Agcy	•
ATTN: DB-4C2, C. Wiehle	Electronics Tech & Devices Lab
Defense Nuclear Agcy	US Army Electronics R&D Cmd
ATTN: RAEV	ATTN: DELET-R, S. Kronenberg
ATTN: RAEV, G. Baker	Harry Diamond Labs
ATTN: SPTD, T. Kennedy	Department of the Army
ATTN: STRA ATTN: SPTD	ATTN: DELHD-N-EM, C. Share
ATTN: STNA	ATTN: DELHD-N-P ATTN: 00100, Commander/Tech Dir/TS0
ATTN: STSP	ATTN: DELHD-N-EM
ATTN: RAEV, W. Mohr	ATTN: DELHD-N-RBC, J. Klebers
ATTN: RAAE 3 cy ATTN: SPSS	ATTN: DELHD-N-RBC, T. Conway ATTN: DELHD-N-RBC, R. Gilbert
4 cy ATTN: TITL	Alin: Delno-N-RBC, R. Gilbert
4 cy ATTN: SPTD, R. Webb	US Army Chemical Sch
Defense Telefold (Control	ATTN: ATZN-CM-CS
Defense Technical Info Ctr 12 cy ATTN: DD	IIS Avery Comm. Flor Engage Inchal Acou
ie cy min. Db	US Army Comm-Elec Engrg Instal Agcy ATTN: Tech Lib
Field Command	ATTN: L. Stanley
Defense Nuclear Agcy	HC Army Community Atlanta Cont
ATTN: FCT ATTN: FCP	US Army Communications Cmd ATTN: Tech Ref Div
ATTN: FCTC	ATTN: CC-OPS-WR, R. Nelson
ATTN: FCTT, W. Summa	
ATTN: FCT1 ATTN: FCTMOF	US Army Communications R&D Cmd
2 cy ATTN: FCTO	ATTN: DRDCO-COM RM, I. Kullback ATTN: DRDCO-COM RM, A. Mondrick
2 cy ATTN: FCTME1	ATTN: DRDCO-COM RM, S. Divita
	ATTN: DRDCO-COM RM, L. Dorkin
Field Command	ATTN: DRDCO-COM RM, R. Christain
Defense Nuclear Agcy Livermore Br	US Army Concepts Analysis Agcy
ATTN: FCPRL	ATTN: CSSA-ADL
C/-14 C	
Field Command Defense Nuclear Agcy	DEPARTMENT OF THE NAVY
Los Alamos Br	Naval Electronic Systems Cmd
ATTN: FCPRA	ATTN: PME 117-211, B. Kruger
Haday Canadayy of Defence for Book & Canada	ATTN: Code 3101, F. Deckelman
Under Secretary of Defense for Rsch & Engrg ATTN: R. Ruffine	
mills to herring	

#### DEPARTMENT OF THE NAVY (Continued) DEPARTMENT OF THE AIR FORCE (Continued) Naval Postgraduate Sch ATTN: Code 1424, Lib Deputy Chief of Staff Rsch, Dev, & Acq Department of the Air Force ATTN: AFRDQI Naval Research Lab ATTN: Code 6570, R. Ginther ATTN: Code 5503, J. McCallum ATTN: Code 7904, B. Collins Rome Air Dev Ctr Air Force Systems Command Code 5584, R. Allen Code 7909, D. Garrett ATTN: ESR, A. Yang 2 cy ATTN: ESR, J. Wall ATTN: ATTN: Code 5584, E. Friebele ATTN: Code 7904, B. Evans OTHER GOVERNMENT AGENCIES ATTN: Code 6500, T. Giallorenzi ATTN: Code 7909, D. Griscom Central Intel Agcy ATTN: Code 7904, L. Abella ATTN: OSWR/NED ATTN: COMSAT, Dr. Revese ATTN: Code 5584, B. Evans Institute for Telecommunications Sciences ATTN: Code 2627 ATTN: J. Hull ATTN: Code 5584, G. Sigel DEPARTMENT OF ENERGY CONTRACTORS Naval Surface Wpns\_Ctr ATTN: Code R14, I. Blatstein ATTN: Code F31 EG&G, Inc ATTN: R. Robichaud ATTN: C. Holton ATTN: Code R15, G. Hammond Lawrence Livermore Natl Lab ATTN: Tech Info Dept Lib Naval Surface Wpns Ctr ATTN: R. Hudson ATTN: DF-24, H. Lewis Los Alamos Natl Lab ATTN: R. Thorn ATTN: E. Hodson ATTN: Tech Lib & Info Svcs Br ATTN: H. Agnew ATTN: C. Keller ATTN: MS 670, J. Hopkins Office of Naval Rsch ATTN: Code 474, N. Perrone ATTN: MS 364 Strategic Systems Proj Ofc ATTN: J. McQueen ATTN: J. Johnson ATTN: P. Whalen Department of the Navy ATTN: NSP-43 ATTN: SP272, H. Nakayama ATTN: MS/410, P. Lyons ATTN: B. Killian Naval Coastal Systems Lab ATTN: H. Larrimore Sandia Natl Labs Livermore Lab ATTN: Lib & Scty Class Div DEPARTMENT OF THE AIR FORCE Sandia Natl Lab ATTN: H. Miller ATTN: M. Landry Air Force Institute of Technology ATTN: Lib Air Force Systems Cmd ATTN: C. Barnes ATTN: Tech Lib ATTN: DLW ATTN: J. Kennedy ATTN: A. Chaban ATTN: R. Heckman Air Force Weapons Lab ATTN: K. Mitchel Air Force Systems Command ATTN: L. Vortman ATTN: DYC, E. Taylor ATTN: DEX, J. Renick ATTN: NTE, M. Plamondon ATTN: NT, D. Payton ATTN: DYC ATTN: 3141 ATTN: Org 2330, E. Barsis ATTN: C. Broyles ATTN: E. Eernisse ATTN: J. Plimpton ATTN: DYC, J. Emmes DEPARTMENT OF DEFENSE CONTRACTORS ATTN: SUL ATTN: NTYC, Mullis Aerospace Corp Air Force Wright Aeronautical Lab ATTN: AAD-3, K. Trumble ATTN: AAD-3, D. Zann ATTN: Tech Info Svc Applied Rsch Associates, Inc ATTN: J. Bratton Air University Lib Department of the Air Force ATTN: AUL-LSE Applied Rsch Associates, Inc ATTN: S. Blouin

· 128945

#### DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Applied Theory, Inc 2 cy ATTN: J. Trulio

University of Arizona ATTN: J. Burke

AVCO Rsch & Systems Grp ATTN: Lib A830

BDM Corp

ATTN: T. Neighbors ATTN: Corp Lib

Bell Tel Labs ATTN: J. Fleming

University of California at Los Angeles ATTN: J. Mackenzie

California Rsch & Technology, Inc ATTN: S. Schuster ATTN: K. Kreyenhagen ATTN: Lib

California Rsch & Technology, Inc ATTN: D. Orphal

University of California ATTN: J. Mackenzie

Calspan Corp ATTN: Lib

Catholic University of America ATTN: J. Clark

Charles Stark Draper Lab, Inc ATTN: Tech Lib

Consolidated Controls Corp ATTN: R. Sherburne

University of Denver ATTN: J. Wisotski

Develco, Inc ATTN: D. Ray ATTN: L. Rorden

Effects Technology, Inc ATTN: R. Parisse ATTN: E. Bick 4 cy ATTN: R. Hogg 4 cy ATTN: E. Lyles 4 cy ATTN: W. Naumann

EG&G Wash Analytical Svcs Ctr, Inc ATTN: Lib

EG&G/Kirtland ATTN: S. Ornell

EG&G, Idaho, Inc ATTN: WCB-W2, M. Stanley ATTN: CF 689, C. Lai

#### DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

EG&G, Inc

ATTN: T. Davies ATTN: R. Lynn ATTN: M. Nelson

EG&G, Inc

ATTN: P. Zavaharo ATTN: G. Hughes

Electromech Sys of New Mexico, Inc ATTN: R. Shunk

Galileo Electro-Optics Corp ATTN: L. Owen ATTN: J. Makuch

General Dynamic Corps ATTN: K. Wilson

General Electric Co ATTN: J. Whitten

H-Tech Labs, Inc ATTN: B. Hartenbaum

Honeywell, Inc ATTN: J. Ready

Horizons Technology, Inc ATTN: R. Kruger

IIT Research Institute ATTN: M. Johnson ATTN: A. Tulus ATTN: Doc Lib

Information Gatekeepers, Inc 2 cy ATTN: P. Polishuk

International Comm & Energy ATTN: S. Elion

**JAYCOR** 

ATTN: H. Hardwick

**JAYCOR** 

ATTN: H. Linnerud

ATTN: S. Brucker

**JAYCOR** 

ATTN: R. Poll

Kaman Sciences Corp ATTN: F. Rich ATTN: Lib

Kaman Tempo ATTN: J. Shoutens ATTN: DASIAC

Massachusetts Inst of Technology ATTN: W. Brace

#### DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Mission Research Corp-San Diego ATTN: B. Passenheim ATTN: V. Van Lint

Mitre Corp

ATTN: Tech Rept Ctr ATTN: B. Metcalf ATTN: J. Quarato

Pacific-Sierra Rsch Corp ATTN: H. Brode

Physics Applications, Inc ATTN: C. Vincent

Physics International Co ATTN: Tech Lib ATTN: E. Moore ATTN: F. Sauer

Polytechnic Institute of New York ATTN: A. Oliner

R & D Associates

ATTN: J. Lewis ATTN: W. Graham ATTN: Tech Info Ctr ATTN: D. Shrinivasa ATTN: R. Port ATTN: C. Rogers ATTN: A. Field ATTN: P. Haas

Rand Corp ATTN: A. Laupa

University of Rutgers ATTN: H. Smyth

Science Applications, Inc ATTN: R. Miller ATTN: J. Dishon

Science Applications, Inc ATTN: Tech Lib

Science Applications, Inc ATTN: Tech Lib ATTN: W. Mendes

Science Applications, Inc ATTN: Tech Lib

#### DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Science Applications, Inc ATTN: W. Chadsey
ATTN: B. Chambers III
ATTN: W. Layson

Science Applications, Inc ATTN: K. Sites

Southeastern Institute of Technology ATTN: R. Watson

Southwest Research Institute ATTN: A. Wenzel ATTN: W. Baker

Spectronics, Inc ATTN: L. Stewart

Sperry Univac ATTN: U2-T20, W. Davis

SRI International ATTN: B. Gasten/P. De Carli ATTN: D. Keough

Sylvania Systems Grp ATTN: J. Waldron

Systems, Science & Software, Inc ATTN: Lib

Texas A & M University Sys ATTN: J. Handin

Theodore B. Belytschko ATTN: T. Belytschko

TRW Defense & Space Sys Grp ATTN: Tech Info Ctr

Valtec Corp ATTN: W. Trout ATTN: I. Aggarwal

University of Michigan ATTN: V. Weston

OTHER

Brookhaven Natl Lab ATTN: P. Levy

---

